

**SLA7050M/SLA7051M/SLA7052M 2-Phase/1-2 Phase Excitation, Built-in Sequencer**
**■Absolute Maximum Ratings**

(Ta=25°C)

Parameter	Symbol	Ratings			Unit
		SLA7050M	SLA7051M	SLA7052M	
Motor Supply Voltage	V <sub>M</sub>	46			V
Load Supply Voltage	V <sub>S</sub>	46			V
Logic Supply Voltage	V <sub>CC</sub>	6			V
Output Current	I <sub>O</sub>	1	2	3	A
Logic Input Voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> +0.3			V
REF Input Voltage	V <sub>REF</sub>	-0.3 to V <sub>CC</sub> +0.3			V
Sense Voltage	V <sub>RS</sub>	-2 to +2			V
Power Dissipation	P <sub>D1</sub>	4 (Without Heatsink)			W
	P <sub>D2</sub>	20 (T <sub>C</sub> =25°C)			W
Junction Temperature	T <sub>J</sub>	+150			°C
Operating Ambient Temperature	T <sub>A</sub>	-20 to +85			°C
Storage Temperature	T <sub>STG</sub>	-30 to +150			°C


**■Recommended Operating Conditions**

Parameter	Symbol	Ratings			Unit	Remarks
		min.		max.		
Motor Supply Voltage	V <sub>M</sub>			44	V	
Load Supply Voltage	V <sub>S</sub>	10		44	V	
Logic Supply Voltage	V <sub>CC</sub>	3.0		5.5	V	The V <sub>CC</sub> surge voltage should be 0.5V or lower.
REF Input Voltage	V <sub>REF</sub>	0.1		1.0	V	The control current precision is degraded at 0.1V or lower.
Case Temperature	T <sub>C</sub>			100	°C	Temperature at pin-10 Lead (Without heatsink)

**■Electrical Characteristics**
(V<sub>CC</sub> = 5V, V<sub>S</sub> = 24V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Ratings						Unit			
		SLA7050M			SLA7051M						
Main Supply Current	I <sub>SS</sub>		15			15		15	mA		
	Conditions	Normal operation			Normal operation			Normal operation			
	I <sub>S</sub>		100			100		100	μA		
Logic Supply Current	I <sub>CC</sub>		3			3		3	mA		
	V <sub>DSS</sub>	100			100		100		V		
Output MOSFET Breakdown Voltage	Conditions	V <sub>S</sub> =44V, I <sub>DS</sub> =1mA			V <sub>S</sub> =44V, I <sub>DS</sub> =1mA			V <sub>S</sub> =44V, I <sub>DS</sub> =1mA			
	R <sub>DS (ON)</sub>		0.85			0.5		0.27	Ω		
Output MOSFET ON Resistance	Conditions	I <sub>D</sub> =1A			I <sub>D</sub> =1A			I <sub>D</sub> =3A			
	V <sub>SD</sub>		1.2			1.1		2.3	V		
Output MOSFET Diode Forward Voltage	Conditions	I <sub>SD</sub> =1A			I <sub>SD</sub> =1A			I <sub>SD</sub> =3A			
	F <sub>CLOCK</sub>		100			100		100	kHz		
Logic Input Voltage	V <sub>IIL</sub>		V <sub>CC</sub> -0.25			V <sub>CC</sub> -0.25			V		
	V <sub>IH</sub>	V <sub>CC</sub> -0.75			V <sub>CC</sub> -0.75		V <sub>CC</sub> -0.75				
Logic Input Current	I <sub>IIL</sub>		±1			±1		±1	μA		
	I <sub>IH</sub>		±1			±1		±1			
REF Input Voltage	V <sub>REF</sub>	0	1.5	0	1.5	0	1.5	1.5	V		
	Conditions	Normal-operation current control			Normal-operation current control			Normal-operation current control			
	V <sub>REFS</sub>	2	V <sub>CC</sub>	2	V <sub>CC</sub>	2	V <sub>CC</sub>				
REF Input Current	Conditions	Output OFF (sleep)			Output OFF (sleep)			Output OFF (sleep)			
	I <sub>REF</sub>		±10		±10		±10		μA		
Sense Voltage	V <sub>RS</sub>	V <sub>REF</sub>		V <sub>REF</sub>		V <sub>REF</sub>			V		
PWM OFF Time	T <sub>OFF</sub>	12		12		12		12	μS		
PWM Minimum ON Time	T <sub>ON (min)</sub>	5		5		5		5	μS		
Sleep - Enable Recovery Time	T <sub>SE</sub>	100		100		100			μS		
	Conditions	V <sub>REF</sub> : 2.0→1.5V, I <sub>O</sub> : 0.75A			V <sub>REF</sub> : 2.0→1.5V, I <sub>O</sub> : 1.5A			V <sub>REF</sub> : 2.0→1.5V, I <sub>O</sub> : 2.0A			
Switching Time	T <sub>ONC</sub>		2.5		2.5		2.5		μS		
	Conditions	Clock→Out			Clock→Out			Clock→Out			
	T <sub>OFFC</sub>	2.0		2.0		2.0		2.0			
Conditions	Clock→Out			Clock→Out			Clock→Out				

## ■ Internal Block Diagram and Pin Assignment



Pin No.	Symbol	Function
1	OutA	Phase A output
2	NC	No Connection
3	OutA/	Phase $\bar{A}$ output
4	GA	No Connection
5	V <sub>cc</sub>	Logic supply
6	SenseA	Phase A current sense
7	Clock	Step Clock input
8	Sync	Synchronous PWM control signal input
9	Ref	Control current setting & output OFF
10	GND	Device GND
11	CW/CCW	Normal/reverse control input
12	Full/Half	Full/Half Step control input
13	SenseB	Phase B current sense
14	V <sub>s</sub>	Load supply (motor supply)
15	GB	No Connection
16	OutB/	Phase $\bar{B}$ output
17	NC	No Connection
18	OutB	Phase B output


## Truth Table

	L	H
CW/CCW	CW	CCW
Full/Half	Full	Half
REF	Enable	Disable
Sync	Asynchronous	Synchronous
Clock		

\* REF terminal turns into normal operation at VREF < 1.5V.

The output is disabled (Output OFF) at VREF > 2V.

## ■Typical Connection Diagram



$R_s = 0.1 \text{ to } 2\Omega$  (Power dissipation should be:  $P \leq I_o^2 \times R_s$ )

R1=10k $\Omega$  CA=100 $\mu$ F/50V

R2=5.1k $\Omega$  (VR) CB=10 $\mu$ F/10V

Q1:T.B.D

\* V<sub>CC</sub> line noise precaution:

The device may malfunction if the V<sub>CC</sub> line noise exceeds 0.5V.


\* Be sure to connect the unused logic input terminals (CW/CCW, F/H, Sync) to Vcc or GND. If they are open, the device will malfunction.

\* GND pattern precaution:


Separating the Vcc system GND (S-GND) and Vs system GND (P-GND) from the device GND (10 Pin) helps to reduce noise.

#### ■External Dimensions (ZIP18 with Fin [SLA18Pin])

(I Init · mm)



Forming No. No.871



Forming No. No.872

Product Mass : Approx.6g