

Data Sheet

LH7A400 32-Bit System-on-Chip

FEATURES

- 32-bit ARM9TDMI™ RISC Core
 - 16KB Cache: 8KB Instruction and 8KB Data
 - MMU (Windows CE[™] Enabled)
 - Up to 250 MHz; see Table 1 for options
- 80KB On-Chip Static RAM
- Programmable Interrupt Controller
- · External Bus Interface
 - Up to 125 MHz; see Table 1 for options
 - Asynchronous SRAM/ROM/Flash
 - Synchronous DRAM/Flash
 - PCMCIA
 - CompactFlash
- · Clock and Power Management
 - 32.768 kHz and 14.7456 MHz Oscillators
 - Programmable PLL
- Programmable LCD Controller
 - Up to 1,024 × 768 Resolution
 - Supports STN, Color STN, AD-TFT, HR-TFT, TFT
 - Up to 64 k-Colors and 15 Gray Shades
- DMA (10 Channels)
 - AC97
 - MMC
 - USB
- USB Device Interface (USB 2.0, Full Speed)
- Synchronous Serial Port (SSP)
 - Motorola SPI™
 - Texas Instruments SSI
 - National MICROWIRE™
- Three Programmable Timers
- Three UARTs
 - Classic IrDA (115 kbit/s)

- Smart Card Interface (ISO7816)
- Two DC-to-DC Converters
- MultiMediaCard™ Interface
- AC97 Codec Interface
- · Smart Battery Monitor Interface
- Real Time Clock (RTC)
- Up to 60 General Purpose I/Os
- · Watchdog Timer
- · JTAG Debug Interface and Boundary Scan
- · Operating Voltage
 - 1.8 V Core
 - 3.3 V Input/Output
- 5 V Tolerant Digital Inputs (except oscillator pins)
 - Oscillator pins P15, P16, R13, and T13 are 1.8 V ± 10%.
- Operating Temperature
 - 0°C to +70°C Commercial
 - -40°C to +85°C Industrial (With Clock Frequency Reduction)
- · 256-Ball PBGA or 256-Ball CABGA Package

DESCRIPTION

The LH7A400, powered by an ARM922T, is a complete System-on-Chip with a high level of integration to satisfy a wide range of requirements and expectations.

This high degree of integration lowers overall system costs, reduces development cycle time and accelerates product introduction.

NOTE: Devices containing lead-free solder formulations have different reflow temperatures than leaded-solder formulations. When using both solder formulations on the same PC board, designers should consider the effect of different reflow temperatures on the overall PCB assembly process.

Table 1. LH7A400 Versions

PART NUMBER ¹	CORE CLOCK	BUS CLOCK	LOW POWER CURRENT BY MODE (TYP.)	TEMP. RANGE
LH7A400N0F076xx ²	00N0E076vv ² 250 MHz			0°C to +70°C
LH7A400N0G076xx ²	245 MHz	125 MHz	Run = 250 mA; Halt = 50 mA; Standby = 129 μ A	-40°C to +85°C
LH7A400N0B000xx LH7A400N0E000xx	00N0E000xx 00N0F000xx ² 105 MHz Run = 125 i		Run = 125 mA; Halt: 25 mA; Standby = 42 μA	0°C to +70°C
LH7A400N0F000xx ² LH7A400N0G000xx ²			11011 = 120 mA, Hait. 25 mA, Standby = 42 μA	-40°C to +85°C

NOTES:

1. Where 'xx' is a two digit revision number, e.g. B2; refer to www.sharpmcu.com for a list of all the active revisions

2. Lead-free part

Motorola SPI is a trademark of Motorola, Inc

National Semiconductor MICROWIRE is a trademark of National Semiconductor Corporation.

Windows CE is a trademark of Microsoft Corporation.




Figure 1. LH7A400 Block Diagram

Table 2. Functional Pin List

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
G7	C10							
F1	F9							
K7	F11							
M1	F14							
M5	G8							
T6	H13							
R14	J9	VDD	I/O Ring Power					
M14	K15	VDD	1/O Hillig Fowel					
J11	L7							
J12	N6							
F13	N8							
B14	N12							
E10	N13							
B8	P11							
H7	B8							
G3	C6							
K4	D5							
N5	D13							
P6	E8							
T14	F7							
R16	G13							
N16	H9	VSS	I/O Ring Ground					
K13	J14							
H9	K7							
C15	L8							
A11	L10							
E8	L12							
A 5	M11							
F7	M14							
E1	C4							
J4	D7							
P3	D10							
T8	F4							
K9	F10	VDDC	Core Power					
L13	J4							
E15	J8							
D12	K8							
A7	L6							
H5	G7							
M3	H4							
L9	H8							
T10	L4							
N15	L9	VSSC	Core Ground					
H12	N3							
B15	N7							
C9	N10							
G6	R5							
R11	P12	VDDA	Analog Power for PLL					
N12	M10		<u> </u>					
P12	R13	VSSA	Analog Ground for PLL					
T11	N11							
D3	E4	nPOR	Power On Reset	Input	Input		l	

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
H6	D1	nURESET	User Reset; should be pulled HIGH for normal or JTAG operation.	Input (Schmitt)	Input		ı	3
D4	E2	WAKEUP	Wake Up	Input (Schmitt)	Input		I	3
E4	F2	nPWRFL	Power Fail Signal	Input (Schmitt)	Input		I	3
C2	D2	nEXTPWR	External Power	Input (Schmitt)	Input		I	3
R13	R14	XTALIN	14.7456 MHz Crystal Oscillator pins. An external clock source can be connected to XTALIN leaving	Input	Input		I	
T13	R15	XTALOUT	XTALOUT open.	LOW	LOW		0	
P16	N14	XTAL32IN	32.768 kHz Real Time Clock Crystal Oscillator pins. An external clock source can be connected to	Input	Input		I	
P15	M13	XTAL32OUT	XTAL32IN leaving XTAL32OUT open.	Output	Output		0	
P14	M12	CLKEN	External Osc Clock Enable Output	LOW	LOW	8 mA	I/O	
J6	J5	PGMCLK	Programmable Clock (14.7456 MHz MAX.)	LOW	LOW	8 mA	0	
K11	P14	nCS0	Asynch Memory Chip Select 0	HIGH	HIGH	12 mA	I/O	
K10	P16	nCS1	Asynch Memory Chip Select 1	HIGH	HIGH	12 mA	I/O	
P13	N15	nCS2	Asynch Memory Chip Select 2	HIGH	HIGH	12 mA	I/O	
M12	N16	nCS3/ nMMSPICS	Asynch Memory Chip Select 3 MultiMediaCard SPI Mode Chip Select	HIGH: nCS3	HIGH	12 mA	I/O	
L12	L11	D0	·					
M15	L13	D1						
N13	L14	D2						
L16	K11	D3						
L15	L16	D4						
L14	K14	D5						
H11	J15	D6						
K12	J12	D7						
J15	J10	D8						
J13	H16	D9						
J10	H14	D10						
H15	H11	D11						
H13	G16	D12						
G15	G9	D13						
G11	G14	D14	1					
G12	G12	D15	1					
F15	F15	D16	Data Bus	LOW	LOW	12 mA	I/O	
F12	E15	D17	1					
E14	D16	D18	1					
D16	F12	D19	1					
H10	E13	D20	1					
D14	D14	D21	1					
F10	E12	D22	1					
A16	B16	D23	1					
A14	D12	D24	1					
B13	A16	D25	1					
C13	B13	D26	1					
E12	B14	D27	1					
G10	C12	D28	1					
B12	A14	D29	1					
B11	B12	D30	1					
D11	A12	D31	1					
ווט	714	501						<u> </u>

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
M16	M15	A0/nWE1	Asynchronous Address Bus Asynchronous Memory Write Byte Enable 1	HIGH: nWE1	HIGH	12 mA	I/O	
N14	M16	A1/nWE2	Asynchronous Address Bus Asynchronous Memory Write Byte Enable 2	HIGH: nWE2	HIGH	12 mA	I/O	
M13	L15	A2/SA0						
K16	K12	A3/SA1						
K15	K13	A4/SA2						
K14	K16	A5/SA3						
J8	J13	A6/SA4						
J16	J11	A7/SA5						
J14	J16	A8/SA6	Asynchronous Address Bus		1.014	40.4		
J9	H15	A9/SA7	Synchronous Address Bus	LOW	LOW	12 mA	I/O	
H16	H10	A10/SA8						
H14	H12	A11/SA9						
G16	G15	A12/SA10						
G14	G10	A13/SA11						
G13	G11	A14/SA12						
F16	F16	A15/SA13						
F14	E16	A16/SB0	Asynch Address Bus Synch Device Bank Address 0	LOW	LOW	12 mA	I/O	
E16	F13	A17/SB1	Asynch Address Bus Synch Device Bank Address 1	LOW	LOW	12 mA	I/O	
E13	E14	A18						
F11	D15	A19						
D15	C16	A20						
C16	C15	A21	Asynchronous Address Bus	LOW	LOW	12 mA	I/O	
B16	C14	A22						
A15	B15	A23						
A13	E11	A24						
G8	D8	A25/SCIO	Asynch Memory Address Bus Smart Card Interface I/O (Data)	LOW: A25	LOW	12 mA	I/O	
F8	В7	A26/SCCLK	Asynch Memory Address Bus Smart Card Interface Clock	LOW: A26	LOW	12 mA	I/O	
A8	A7	A27/SCRST	Asynch Memory Address Bus Smart Card Interface Reset	LOW: A27	LOW	12 mA	I/O	
D8	C8	nOE	Asynch Memory Output Enable	HIGH	HIGH	12 mA	0	
C8	F8	nWE0	Asynch Memory Write Byte Enable 0	HIGH	HIGH	12 mA	0	
D10	D9	nWE3	Asynch Memory Write Byte Enable 3	HIGH	HIGH	8 mA	0	
B10	E9	CS6/SCKE1_2	Asynch Memory Chip Select 6 Synch Memory Clock Enable 1 or 2	LOW: CS6	LOW	12 mA	I/O	
C10	A10	CS7/SCKE0	Asynch Memory Chip Select 7 Synch Memory Clock Enable 0	LOW: CS7	LOW	12 mA	I/O	
G9	A11	SCKE3	Synch Memory Clock Enable 3	LOW	LOW	12 mA	I/O	
A10	B10	SCLK	Synch Memory Clock	LOW	LOW	See Note 2	I/O	2
C14	C13	nSCS0	Synch Memory Chip Select 0	HIGH	HIGH	12 mA	I/O	
D13	A15	nSCS1	Synch Memory Chip Select 1	HIGH	HIGH	12 mA	I/O	
E11	D11	nSCS2	Synch Memory Chip Select 2	HIGH	HIGH	12 mA	I/O	
A12	E10	nSCS3	Synch Memory Chip Select 3	HIGH	HIGH	12 mA	I/O	
C12	A13	nSWE	Synch Memory Write Enable	HIGH	HIGH	12 mA	I/O	
C11	B11	nCAS	Synch Memory Column Address Strobe Signal	HIGH	HIGH	12 mA	I/O	
F9	C11	nRAS	Synch Memory Row Address Strobe Signal	HIGH	HIGH	12 mA	I/O	
A9	C9	DQM0	Synch Memory Data Mask 0	HIGH	HIGH	12 mA	I/O	
B9	A9	DQM1	Synch Memory Data Mask 1	HIGH	HIGH	12 mA	I/O	

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
D9	B9	DQM2	Synch Memory Data Mask 2	HIGH	HIGH	12 mA	I/O	
E9	A8	DQM3	Synch Memory Data Mask 3	HIGH	HIGH	12 mA	I/O	
J5	K1	PA0/LCDVD16	GPIO Port A LCD Data bit 16. This CLCDC output signal is always LOW.	Input: PA0	No Change	8 mA	I/O	
K1	K2	PA1/LCDVD17	GPIO Port A LCD Data bit 17. This CLCDC output signal is always LOW.	Input: PA1	No Change	8 mA	I/O	
K2	K3	PA2					I/O	
K3	K4	PA3					I/O	
K5	K6	PA4	GPIO Port A	Input	No Change	8 mA	I/O	
L1	K5	PA5		1	3		I/O	
L2	L1	PA6					I/O	
L3	L2	PA7					I/O	
L4	L3	PB0/ UARTRX1	GPIO Port B UART1 Receive Data Input	Input: PB0	No Change	8 mA	I/O	
L5	M1	PB1/UARTTX3	GPIO Port B UART3 Transmit Data Out	Input: PB1	LOW if UART3 is Enabled, otherwise No Change	8 mA	I/O	
L7	M2	PB2/ UARTRX3	GPIO Port B UART3 Receive Data In	Input: PB2	No Change	8 mA	I/O	
M2	МЗ	PB3/ UARTCTS3	GPIO Port B UART3 Clear to Send	Input: PB3	No Change	8 mA	I/O	
M4	L5	PB4/ UARTDCD3	GPIO Port B UART3 Data Carrier Detect	Input: PB4	No Change	8 mA	I/O	
N1	N1	PB5/ UARTDSR3	GPIO Port B UART3 Data Set Ready	Input: PB5	No Change	8 mA	I/O	
N2	N2	PB6/SWID/ SMBD	GPIO Port B Single Wire Data Smart Battery Data	Input: PB6	Input if SMB is Enabled, otherwise No Change	8 mA	I/O	
N3	M4	PB7/ SMBCLK	GPIO Port B Smart Battery Clock	Input: PB7	Input if SMB is Enabled, otherwise No Change	8 mA	I/O	
P1	P1	PC0/ UARTTX1	GPIO Port C UART1 Transmit Data Output	LOW: PC0	No Change	12 mA	I/O	
P2	P2	PC1/LCDPS	GPIO Port C HR-TFT Power Save	LOW: PC1	No Change	12 mA	I/O	
R1	R1	PC2/ LCDVDDEN	GPIO Port C HR-TFT Power Sequence Control	LOW: PC2	No Change	12 mA	I/O	
K6	M5	PC3/LCDREV	GPIO Port C HR-TFT Gray Scale Voltage Reverse	LOW: PC3	No Change	12 mA	I/O	
L8	P3	PC4/ LCDSPS	GPIO Port C HR-TFT Reset Row Driver Counter	LOW: PC4	No Change	12 mA	I/O	
T1	N4	PC5/ LCDCLS	GPIO Port C HR-TFT Row Driver Clock	LOW: PC5	No Change	12 mA	I/O	
T2	R2	PC6/LCDHR- LP	GPIO Port C LCD Latch Pulse	LOW: PC6	No Change	12 mA	I/O	
R2	N5	PC7/ LCDSPL	GPIO Port C LCD Start Pulse Left	LOW: PC7	No Change	12 mA	I/O	

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
M11	M9	PD0/LCDVD8		LOW: PD0			I/O	
L11	K10	PD1/LCDVD9		LOW: PD1	LOW if		I/O	
K8	P10	PD2/LCDVD10		LOW: PD2	Dual-Panel		I/O	
N11	T11	PD3/LCDVD11	GPIO Port D	LOW: PD3	LCD is	12 mA	I/O	
R9	T12	PD4/LCDVD12	LCD Video Data Bus	LOW: PD4	Enabled;	12 MA	I/O	
T9	R11	PD5/LCDVD13		LOW: PD5	otherwise,		I/O	
P10	R12	PD6/LCDVD14		LOW: PD6	No Change		I/O	
R10	T13	PD7/LCDVD15		LOW: PD7			I/O	
L10	Т9	PE0/LCDVD4		Input: PE0	LOW if 8-bit		I/O	
N10	K9	PE1/LCDVD5	GPIO Port E	Input: PE1	LCD is	40 4	I/O	
M9	T10	PE2/LCDVD6	LCD Video Data Bus	Input: PE2	Enabled, otherwise	12 mA	I/O	
M10	R10	PE3/LCDVD7		Input: PE3	No Change		I/O	
A6	A5	PF0/INT0	GPIO Port F External FIQ Interrupt. Interrupts can be level or edge triggered and are internally debounced.	Input: PF0 (Schmitt)	No Change	8 mA	I/O	3
В6	B4	PF1/INT1	GPIO Port F External IRQ Interrupts. Interrupts can be level or	Input: PF1 (Schmitt)	No Change	8 mA	I/O	3
C6	E7	PF2/INT2	edge triggered and are internally debounced.	Input: PF2 (Schmitt)	No Change	8 mA	I/O	3
H8	В3	PF3/INT3	GPIO Port F External IRQ Interrupt. Interrupts can be level or edge triggered and are internally debounced.	Input: PF3 (Schmitt)	No Change	8 mA	I/O	3
B5	C5	PF4/INT4/ SCVCCEN	GPIO Port F External IRQ Interrupt. Interrupts can be level or edge triggered and are internally debounced. Smart Card Supply Voltage Enable	Input: PF4 (Schmitt)	LOW if SCI is Enabled; otherwise, No Change	8 mA	I/O	3
D6	D6	PF5/INT5/ SCDETECT	GPIO Port F External IRQ Interrupt. Interrupts can be level or edge triggered and are internally debounced. Smart Card Detection	Input: PF5 (Schmitt)	No Change	8 mA	I/O	3
E6	A4	PF6/INT6/ PCRDY1	GPIO Port F External IRQ Interrupt. Interrupts can be level or edge triggered and are internally debounced. Ready for Card 1 for PC Card (PCMCIA or CF) in single or dual card mode	Input: PF6 (Schmitt)	No Change	8 mA	I/O	3
C5	А3	PF7/INT7/ PCRDY2	GPIO Port F External IRQ Interrupt. Interrupts can be level or edge triggered and are internally debounced. Ready for Card 2 for PC Card (PCMCIA or CF) in single or dual card mode	Input: PF7 (Schmitt)	No Change	8 mA	I/O	3
R3	M6	PG0/nPCOE	GPIO Port G Output Enable for PC Card (PCMCIA or CF) in single or dual card mode	LOW: PG0	No Change	8 mA	I/O	
Т3	T1	PG1/nPCWE	GPIO Port G Write Enable for PC Card (PCMCIA or CF) in single or dual card mode	LOW: PG1	No Change	8 mA	I/O	
L6	P4	PG2/ nPCIOR	GPIO Port G I/O Read Strobe for PC Card (PCMCIA or CF) in single or dual card mode	LOW: PG2	No Change	8 mA	I/O	
M6	R3	PG3/ nPCIOW	GPIO Port G I/O Write Strobe for PC Card (PCMCIA or CF) in single or dual card mode	LOW: PG3	No Change	8 mA	I/O	
N6	T2	PG4/nPCREG	GPIO Port G Register Memory Access for PC Card (PCMCIA or CF) in single or dual card mode	LOW: PG4	No Change	8 mA	I/O	

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
M7	P5	PG5/nPCCE1	GPIO Port G Card Enable 1 for PC Card (PCMCIA or CF) in single or dual card mode. This signal and nPCCE2 are used by the PC Card for decoding low and high byte accesses.	LOW: PG5	No Change	8 mA	I/O	
M8	R4	PG6/nPCCE2	GPIO Port G Card Enable 2 for PC Card (PCMCIA or CF) in single or dual card mode. This signal and nPCCE1 are used by the PC Card for decoding low and high byte accesses.	LOW: PG6	No Change	8 mA	I/O	
N4	Т3	PG7/PCDIR	GPIO Port G Direction for PC Card (PCMCIA or CF) in single or dual card mode	LOW: PG7	No Change	8 mA	I/O	
P4	P6	PH0/ PCRESET1	GPIO Port H Reset Card 1 for PC Card (PCMCIA or CF) in single or dual card mode	Input: PH0	No Change	8 mA	I/O	
R4	T4	PH1/CFA8/ PCRESET2	GPIO Port H Address Bit 8 for PC Card (CF) in single card mode Reset Card 2 for PC Card (PCMCIA or CF) in dual card mode	Input: PH1	No Change	8 mA	I/O	
T4	M7	PH2/ nPCSLOTE1	GPIO Port H Enable Card 1 for PC Card (PCMCIA or CF) in single or dual card mode. This signal is used for gating other control signals to the appropriate PC Card.	Input: PH2	No Change	8 mA	I/O	
N7	T5	PH3/CFA9/ PCMCIAA25/ nPCSLOTE2	GPIO Port H Address Bit 9 for PC Card (CF) in single card mode Address Bit 25 for PC Card (PCMCIA) in single card mode Enable Card 2 for PC Card (PCMCIA or CF) in dual card mode. This signal is used for gating other control signals to the appropriate PC Card.	Input: PH3	No Change	8 mA	I/O	
P8	R6	PH4/ nPCWAIT1	GPIO Port H WAIT Signal for Card 1 for PC Card (PCMCIA or CF) in single or dual card mode	Input: PH4	No Change	8 mA	I/O	
P5	R7	PH5/CFA10/ PCMCIAA24/ nPCWAIT2	GPIO Port H Address Bit 10 for PC Card (CF) in single card mode Address Bit 24 for PC Card (PCMCIA) in single card mode WAIT Signal for Card 2 for PC Card (PCMCIA or F) in dual card mode	Input: PH5	No Change	8 mA	I/O	
R5	P7	PH6/ AC97RESET	GPIO Port H Audio Codec (AC97) Reset	Input: PH6	No Change	8 mA	I/O	
T5	Т6	PH7/ nPCSTATRE	GPIO Port H Status Read Enable for PC Card (PCMCIA or F) in single or dual card mode	Input: PH7	No Change	8 mA	I/O	
R6	T7	LCDFP	LCD Frame Synchronization pulse	LOW	LOW	12 mA	I/O	
R8	R9	LCDLP	LCD Line Synchronization pulse	LOW	LOW	12 mA	I/O	
P9	P9	LCDENAB/ LCDM	LCD TFT Data Enable LCD STN AC Bias	LOW: LCDENAB	LOW	12 mA	I/O	
N9	N9	LCDDCLK	LCD Data Clock	LOW	LOW	12 mA	I/O	
P7	M8	LCDVD0					I/O	
R7	P8	LCDVD1	LCD Video Data Bus	LOW	LOW	12 mA	I/O	
T7	R8	LCDVD2					I/O	
N8	T8	LCDVD3					I/O	
T15	T16	USBDP	USB Data Positive (Differential Pair)	Input	Input	75 mA (NOM.)	I/O	
T16	R16	USBDN	USB Data Negative (Differential Pair)	Input	Input	75 mA (NOM.)	I/O	

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
E7	C7	nPWME0	DC-DC Converter Pulse Width Modulator 0 Enable	Input	Input		I/O	5
D7	A6	nPWME1	DC-DC Converter Pulse Width Modulator 1 Enable	Input	Input		I/O	5
C7	В6	PWM0	DC-DC Converter Pulse Width Modulator 0 Output during normal operation and Polarity Selection input at reset	Input	Input	8 mA	I/O	4
B7	B5	PWM1	DC-DC Converter Pulse Width Modulator 1 Output during normal operation and Polarity Selection input at reset	Input	Input	8 mA	I/O	4
C4	A2	ACBITCLK	Audio Codec (AC97) Clock Audio Codec (ACI) Clock	Input	Input		I/O	
D5	A1	ACOUT	Audio Codec (AC97) Output Audio Codec (ACI) Output	LOW	LOW	8 mA	I/O	
B4	B2	ACSYNC	Audio Codec (AC97) Synchronization Audio Codec (ACI) Synchronization	LOW	LOW	8 mA	I/O	
A4	E6	ACIN	Audio Codec (AC97) Input Audio Codec (ACI) Input	Input	Input		I/O	5
А3	C3	MMCCLK/ MMSPICLK	MultiMediaCard Clock (20 MHz MAX.) MultiMediaCard SPI Mode Clock	LOW: MMCCLK	LOW	8 mA	I/O	
В3	B1	MMCCMD/ MMSPIDIN	MultiMediaCard Command MultiMediaCard SPI Mode Data Input	Input: MMCCMD	Input	8 mA	I/O	
A2	D4	MMCDATA/ MMSPIDOUT	MultiMediaCard Data MultiMediaCard SPI Mode Data Output	Input: MMCDATA	Input	8 mA	I/O	
E2	E1	UARTCTS2	UART2 Clear to Send Signal. This pin is an output for JTAG boundary scan only.	Input	Input		I/O	5
E3	F3	UARTDCD2	UART2 Data Carrier Detect Signal. This pin is output for JTAG boundary scan only.	Input	Input		I/O	5
E5	G4	UARTDSR2	UART2 Data Set Ready Signal	Input	Input		I/O	5
F2	G5	UARTIRTX1	IrDA Transmit	LOW	LOW	8 mA	I/O	4
F3	G6	UARTIRRX1	IrDA Receive. This pin is an output for JTAG boundary scan only.	Input	Input		I/O	5
F4	F1	UARTTX2	UART2 Transmit Data Output	HIGH	HIGH	8 mA	I/O	4
J7	G3	UARTRX2	UART2 Receive Data Input. This pin is an output for JTAG boundary scan only.	Input	Input		I/O	5
H4	J3	SSPCLK	Synchronous Serial Port Clock	LOW	LOW	8 mA	I/O	
J1	J6	SSPRX	Synchronous Serial Port Receive	Input	Input		I/O	
J2	J7	SSPTX	Synchronous Serial Port Transmit	LOW	LOW	8 mA	I/O	
J3	J2	SSPFRM/ nSSPFRM	Synchronous Serial Port Frame Sync	Input	HIGH	8 mA	I/O	
F6	G2	COL0						
F5	G1	COL1]					
G1	НЗ	COL2]					
G2	H5	COL3	Keyboard Interface	HIGH	HIGH	8 mA	I/O	4
G4	H6	COL4	Reyboard interface		шап	OIIIA	1/0	4
G5	H7	COL5]					
H1	H2	COL6						
H2	H1	COL7]					
НЗ	J1	TBUZ	Timer Buzzer (254 kHz MAX.)	LOW	LOW	8 mA	I/O	4
C3	F5	MEDCHG	Boot Device Media Change. Used with WIDTH0 and WIDTH1 to specify boot memory device.	Input (Schmitt)	Input		I	3
P11	T14	WIDTH0	External Memory Width Pins. Also, used with MEDCHG to specify the boot memory device size.	Input	Input		ı	3
R12	T15	WIDTH1	The pins must be pulled HIGH with a 33 k Ω resistor.	(Schmitt)	ls and			-

Table 2. Functional Pin List (Cont'd)

PBGA PIN	CABGA PIN	SIGNAL	DESCRIPTION	RESET STATE	STANDBY STATE	OUTPUT DRIVE	I/O	NOTES
D1	E3	ВАТОК	Battery OK	Input (Schmitt)	Input		ı	3
D2	F6	nBATCHG	Battery Change	Input (Schmitt)	Input		I	3
A1	E5	TDI	JTAG Data In. This signal is internally pulled-up t o VDD.	Input with Pull-up	Input with Pull-up		I	
B1	C2	тск	JTAG Clock. This signal should be externally pulled-up to VDD with a 33 $k\Omega$ resistor.	Input	Input		I	
B2	D3	TDO	JTAG Data Out. This signal should be externally pulled up to VDD with a 33 $k\Omega$ resistor.	LOW	No Change	4 mA	0	5
C1	C1	TMS	JTAG Test Mode select. This signal is internally pulled-up to VDD.	Input with Pull-up	Input with Pull-up		I	
T12	P15	nTEST0	Test Pin 0. Internally pulled up to VDD. For Normal mode, leave open. For JTAG mode, tie to GND. See Table 3.		Input with		ı	
R15	P13	nTEST1	Test Pin 1. internally pulled up to VDD. For Normal and JTAG mode, leave open. See Table 3.	Pull-up Pull-up				

- 1. Signals beginning with 'n' are Active LOW.
- The SCLK pin can source up to 12 mA and sink up to 20 mA. See 'DC Characteristics'.
- 3. Schmitt trigger input; see 'DC Specifications', page 35 for triggers points and hysteresis.
- 4. Input only for JTAG boundary scan mode.
- 5. Output only for JTAG boundary scan mode.
- 6. The internal pullup and pulldown resistance on all digital I/O pins is $50 K\Omega$

Table 3. nTest Pin Function

MODE	nTEST0	nTEST1	nURESET
JTAG	0	1	1
Normal	1	1	х

Table 4. LCD Data Multiplexing

			STN							
PBGA	CABGA	LCD DATA	MONO	4-BIT	MONO	8-BIT	COL	_OR	TFT	AD-TFT/
PIN	PIN	SIGNAL	SINGLE PANEL	DUAL PANEL	SINGLE PANEL	DUAL PANEL	SINGLE PANEL	DUAL PANEL		HR-TFT
K1	K2	LCDVD17								LOW
J5	K1	LCDVD16								LOW
R10	T13	LCDVD15				MLSTN7		CLSTN7	Intensity	Intensity
P10	R12	LCDVD14				MLSTN6		CLSTN6	BLUE4	BLUE4
Т9	R11	LCDVD13				MLSTN5		CLSTN5	BLUE3	BLUE3
R9	T12	LCDVD12				MLSTN4		CLSTN4	BLUE2	BLUE2
N11	T11	LCDVD11				MLSTN3		CLSTN3	BLUE1	BLUE1
K8	P10	LCDVD10				MLSTN2		CLSTN2	BLUE0	BLUE0
L11	K10	LCDVD9				MLSTN1		CLSTN1	GREEN4	GREEN4
M11	М9	LCDVD8				MLSTN0		CLSTN0	GREEN3	GREEN3
M10	R10	LCDVD7		MLSTN3	MUSTN7	MUSTN7	CUSTN7	CUSTN7	GREEN2	GREEN2
M9	T10	LCDVD6		MLSTN2	MUSTN6	MUSTN6	CUSTN6	CUSTN6	GREEN1	GREEN1
N10	K9	LCDVD5		MLSTN1	MUSTN5	MUSTN5	CUSTN5	CUSTN5	GREEN0	GREEN0
L10	Т9	LCDVD4		MLSTN0	MUSTN4	MUSTN4	CUSTN4	CUSTN4	RED4	RED4
N8	T8	LCDVD3	MUSTN3	MUSTN3	MUSTN3	MUSTN3	CUSTN3	CUSTN3	RED3	RED3
T7	R8	LCDVD2	MUSTN2	MUSTN2	MUSTN2	MUSTN2	CUSTN2	CUSTN2	RED2	RED2
R7	P8	LCDVD1	MUSTN1	MUSTN1	MUSTN1	MUSTN1	CUSTN1	CUSTN1	RED1	RED1
P7	M8	LCDVD0	MUSTN0	MUSTN0	MUSTN0	MUSTN0	CUSTN0	CUSTN0	RED0	RED0

- The Intensity bit is identically generated for all three colors.
 MU = Monochrome Upper
 CU = Color Upper
 CL = Color Lower

Table 5. 256-Ball PBGA Package Numerical Pin List

BGA PIN	SIGNAL	RESET STATE	STANDBY STATE
A1	TDI	Input with Pull-up	Input with Pull-up
A2	MMCDATA/MMSPIDOUT	Input: MMSPIDOUT	LOW
A3	MMCCLK/MMSPICLK	LOW: MMSPICLK	LOW
A4	ACIN	Input	Input
A5	VSS		
A6	PF0/INT0	Input: PF0	No Change
A7	VDDC		
A8	A27/SCRST	LOW: A27	LOW
A9	DQM0	HIGH	LOW
A10	SCLK	LOW	LOW
A11	VSS		
A12	nSCS3	HIGH	HIGH
A13	A24	LOW	LOW
A14	D24	LOW	LOW
A15	A23	LOW	LOW
A16	D23	LOW	LOW
B1	TCK	Input	Input
B2	TDO	Input	No Change
B3	MMCCMD/MMSPIDIN	Input: MMSPIDIN	LOW
B4	ACSYNC	LOW	LOW
B5	PF4/INT4/SCVCCEN	Input: PF4	LOW if SCI is Enabled; otherwise, No Change
В6	PF1/INT1	Input: PF1	No Change
B7	PWM1	Input	Input
B8	VDD		
B9	DQM1	HIGH	LOW
B10	CS6/SCKE1_2	LOW: CS6	LOW
B11	D30	LOW	LOW
B12	D29	LOW	LOW
B13	D25	LOW	LOW
B14	VDD		
B15	VSSC		
B16	A22	LOW	LOW
C1	TMS	Input with Pull-up	Input with Pull-up
C2	nEXTPWR	Input	Input
C3	MEDCHG	Input	Input
C4	ACBITCLK	Input	Input
C5	PF7/INT7/PCRDY2	Input: PF7	No Change
C6	PF2/INT2	PF2/INT2	No Change
C7	PWM0	Input	Input
C8	nWE0	HIGH	HIGH
C9	VSSC	1.014: 0.0-	Low
C10	CS7/SCKE0	LOW: CS7	LOW
C11	nCAS	HIGH	HIGH
C12	nSWE	HIGH	HIGH
C13	D26	LOW	LOW

Table 5. 256-Ball PBGA Package Numerical Pin List (Cont'd)

BGA PIN	SIGNAL	RESET STATE	STANDBY STATE
C14	nSCS0	HIGH	HIGH
C15	VSS		
C16	A21	LOW	LOW
D1	ВАТОК	Input	Input
D2	nBATCHG	Input	Input
D3	nPOR	Input	Input
D4	WAKEUP	Input	Input
D5	ACOUT	LOW	LOW
D6	PF5/INT5/SCDETECT	Input: PF5	No Change
D7	nPWME1	Input	Input
D8	nOE	HIGH	HIGH
D9	DQM2	HIGH	LOW
D10	nWE3	HIGH	HIGH
D11	D31	LOW	LOW
D12	VDDC		
D13	nSCS1	HIGH	HIGH
D14	D21	LOW	LOW
D15	A20	LOW	LOW
D16	D19	LOW	LOW
E1	VDDC		
E2	UARTCTS2	Input	Input
E3	UARTDCD2	Input	Input
E4	nPWRFL	Input	Input
E5	UARTDSR2	Input	Input
E6	PF6/INT6/PCRDY1	Input: PF6	No Change
E7	nPWME0	Input	Input
E8	VSS		
E9	DQM3	HIGH	LOW
E10	VDD		
E11	nSCS2	HIGH	HIGH
E12	D27	LOW	LOW
E13	A18	LOW	LOW
E14	D18	LOW	LOW
E15	VDDC	LOW OBANIKI	Low
E16	A17/SB1	LOW: SBANK1	LOW
F1	VDD	LOW	LOW
F2	UARTIRTX1 UARTIRRX1	LOW	LOW
F3 F4	UARTIKKX1 UARTTX2	Input HIGH	Input HIGH
F4 F5	COL1	HIGH	HIGH
F6	COLI	HIGH	HIGH
F6 F7	VSS	HIGH	THALL
F7 F8	A26/SCCLK	LOW: A26	LOW
F9	nRAS	HIGH	HIGH
F10	D22	LOW	LOW
1 10	ULL .	LOVV	LO**

Table 5. 256-Ball PBGA Package Numerical Pin List (Cont'd)

BGA PIN	SIGNAL	RESET STATE	STANDBY STATE
F11	A19	LOW	LOW
F12	D17	LOW	LOW
F13	VDD		
F14	A16/SB0	LOW: SBANK0	LOW
F15	D16	LOW	LOW
F16	A15/SA13	LOW: SA13	LOW
G1	COL2	HIGH	HIGH
G2	COL3	HIGH	HIGH
G3	VSS		
G4	COL4	HIGH	HIGH
G5	COL5	HIGH	HIGH
G6	VSSC		
G7	VDD		
G8	A25/SCIO	LOW: A25	LOW
G9	SCKE3	LOW	LOW
G10	D28	LOW	LOW
G11	D14	LOW	LOW
G12	D15	LOW	LOW
G13	A14/SA12	LOW: SA12	LOW
G14	A13/SA11	LOW: SA11	LOW
G15	D13	LOW	LOW
G16	A12/SA10	LOW: SA10	LOW
H1	COL6	HIGH	HIGH
H2	COL7	HIGH	HIGH
H3	TBUZ	LOW	LOW
H4	SSPCLK	LOW	LOW
H5	VSSC		
H6	nURESET	Input	Input
H7	VSS		
H8	PF3/INT3	Input: PF3	No Change
	VSS		
H10	D20	LOW	LOW
H11	D6	LOW	LOW
H12	VSSC		
H13	D12	LOW	LOW
H14	A11/SA9	LOW: SA9	LOW
H15	D11	LOW	LOW
H16	A10/SA8	LOW: SA8	LOW
J1	SSPRX	Input	Input
J2	SSPTX	LOW	LOW
J3	SSPFRM/nSSPFRM	Input: nSSPFRM	HIGH
J4	VDDC	January DAG	No Observes
J5	PA0/LCDVD16	Input: PA0	No Change
J6	PGMCLK	LOW	LOW
J7	UARTRX2	Input	Input

Table 5. 256-Ball PBGA Package Numerical Pin List (Cont'd)

BGA PIN	SIGNAL	RESET STATE	STANDBY STATE
J8	A6/SA4	LOW: SA4	LOW
J9	A9/SA7	LOW: SA7	LOW
J10	D10	LOW	LOW
J11	VDD		
J12	VDD		
J13	D9	LOW	LOW
J14	A8/SA6	LOW: SA6	LOW
J15	D8	LOW	LOW
J16	A7/SA5	LOW: SA5	LOW
K1	PA1/LCDVD17	Input: PA1	No Change
K2	PA2	Input	No Change
K3	PA3	Input	No Change
K4	VSS		
K5	PA4	Input	No Change
K6	PC3/LCDREV	LOW: PC3	No Change
K7	VDD		
K8	PD2/LCDVD10	LOW: PD2	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
K9	VDDC		
K10	nCS1	HIGH	HIGH
K11	nCS0	HIGH	HIGH
K12	D7	LOW	LOW
K13	VSS		
K14	A5/SA3	LOW: SA3	LOW
K15	A4/SA2	LOW: SA2	LOW
K16	A3/SA1	LOW: SA1	LOW
L1	PA5	Input	No Change
L2	PA6	Input	No Change
L3	PA7	Input	No Change
L4	PB0/UARTRX1	Input: PB0	No Change
L5	PB1/UARTTX3	Input: PB1	LOW if UART3 is Enabled, otherwise No Change
L6	PG2/nPCIOR	LOW: PG2	No Change
L7	PB2/UARTRX3	Input: PB2	No Change
L8	PC4/LCDSPS	LOW: PC4	No Change
L9	VSSC		
L10	PE0/LCDVD4	Input: PE0	LOW if 8-bit LCD is Enabled, otherwise No Change
L11	PD1/LCDVD9	LOW: PD1	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
L12	D0	LOW	LOW
L13	VDDC		
L14	D5	LOW	LOW
L15	D4	LOW	LOW
L16	D3	LOW	LOW
M1	VDD		
M2	PB3/UARTCTS3	Input: PB3	No Change
М3	VSSC		

Table 5. 256-Ball PBGA Package Numerical Pin List (Cont'd)

BGA PIN	SIGNAL	RESET STATE	STANDBY STATE
M4	PB4/UARTDCD3	Input: PB4	No Change
M5	VDD		
M6	PG3/nPCIOW	LOW: PG3	No Change
M7	PG5/nPCCE1	LOW: PG5	No Change
M8	PG6/nPCCE2	LOW: PG6	No Change
M9	PE2/LCDVD6	Input: PE2	LOW if 8-bit LCD is Enabled; otherwise No Change
M10	PE3/LCDVD7	Input: PE3	LOW if 8-bit LCD is Enabled; otherwise No Change
M11	PD0/LCDVD8	LOW: PD0	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
M12	nCS3/nMMSPICS	HIGH: nCS3	HIGH
M13	A2/SA0	LOW: SA0	LOW
M14	VDD		
M15	D1	LOW	LOW
M16	A0/nWE1	HIGH: nWE1	HIGH
N1	PB5/UARTDSR3	Input: PB5	No Change
N2	PB6/SWID/SMBD	Input: PB6	Input if SMB is Enabled; otherwise No Change
N3	PB7/SMBCLK	Input: PB7	Input if SMB is Enabled; otherwise No Change
N4	PG7/PCDIR	LOW: PG7	No Change
N5	VSS		
N6	PG4/nPCREG	LOW: PG4	No Change
N7	PH3/CFA9/PCMCIAA25/nPCSLOTE2	Input: PH3	No Change
N8	LCDVD3	LOW	LOW
N9	LCDDCLK	LOW	LOW
N10	PE1/LCDVD5	Input: PE1	LOW if 8-bit LCD is Enabled; otherwise No Change
N11	PD3/LCDVD11	LOW: PD3	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
N12	VDDA		
N13	D2	LOW	LOW
N14	A1/nWE2	HIGH: nWE2	HIGH
N15	VSSC		
N16	VSS		
P1	PC0/UARTTX1	LOW: PC0	No Change
P2	PC1/LCDPS	LOW: PC1	No Change
P3	VDDC	. 5110	lu e
P4	PH0/PCRESET1	Input: PH0	No Change
P5	PH5/CFA10/PCMCIAA24/nPCWAIT2	Input: PH5	No Change
P6	VSS	1.004	LOW
P7	LCDVD0	LOW	LOW
P8	PH4/nPCWAIT1	Input: PH4	No Change
P9	LCDENAB/LCDM	LOW: LCDENAB	LOW if Dual Panel I CD is Emphady otherwise
P10	PD6/LCDVD14	LOW: PD6	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
P11	WIDTH0	Input	Input
P12	VSSA		
P13	nCS2	HIGH	HIGH
P14	CLKEN	LOW	LOW

Table 5. 256-Ball PBGA Package Numerical Pin List (Cont'd)

BGA PIN	SIGNAL	RESET STATE	STANDBY STATE
P15	XTAL32OUT	Output	Output
P16	XTAL32IN	Input	Input
R1	PC2/LCDVDDEN	LOW: PC2	No Change
R2	PC7/LCDSPL	LOW: PC7	No Change
R3	PG0/nPCOE	LOW: PG0	No Change
R4	PH1/CFA8/PCRESET2	Input: PH1	No Change
R5	PH6/nAC97RESET	Input: PH6	No Change
R6	LCDFP	LOW	LOW
R7	LCDVD1	LOW	LOW
R8	LCDLP	LOW	LOW
R9	PD4/LCDVD12	LOW: PD4	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
R10	PD7/LCDVD15	LOW: PD7	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
R11	VDDA		
R12	WIDTH1	Input	Input
R13	XTALIN	Input	Input
R14	VDD		
R15	nTEST1	Input with Pull-up	Input with Pull-up
R16	VSS		
T1	PC5/LCDCLS	LOW: PC5	No Change
T2	PC6/LCDHRLP	LOW: PC6	No Change
T3	PG1/nPCWE	LOW: PG1	No Change
T4	PH2/nPCSLOTE1	Input: PH2	No Change
T5	PH7/nPCSTATRE	Input: PH7	No Change
T6	VDD		
T7	LCDVD2	LOW	LOW
T8	VDDC		
Т9	PD5/LCDVD13	LOW: PD5	LOW if Dual-Panel LCD is Enabled; otherwise, No Change
T10	VSSC		
T11	VSSA		
T12	nTEST0	Input with Pull-up	Input with Pull-up
T13	XTALOUT	LOW	LOW
T14	VSS		
T15	USBDP	HIGH	HIGH
T16	USBDN	LOW	LOW

NOTE: 'No Change' means the pin remains as it was programmed prior to entering the Standby state.

Table 6. 256-Ball CABGA Package Numerical Pin List

CABGA PIN	SIGNAL	RESET STATE	STANDBY STATE	
A1	ACOUT	LOW	LOW	
A2	ACBITCLK	Input	Input	
A3	PF7/INT7/PCRDY2	Input: PF7 (Schmitt)	No Change	
A4	PF6/INT6/PCRDY1	Input: PF6 (Schmitt)	No Change	
A5	PF0/INT0	Input: PF0 (Schmitt)	No Change	
A6	nPWME1	Input	Input	
A7	A27/SCRST	LOW: A27	LOW	
A8	DQM3	HIGH	HIGH	
A9	DQM1	HIGH	HIGH	
A10	CS7/SCKE0	LOW: CS7	LOW	
A11	SCKE3	LOW	LOW	
A12	D31	LOW	LOW	
A13	nSWE	HIGH	HIGH	
A14	D29	LOW	LOW	
A15	nSCS1	HIGH	HIGH	
A16	D25	LOW	LOW	
B1	MMCCMD/MMSPIDIN	Input: MMCCMD	Input	
B2	ACSYNC	LOW	LOW	
В3	PF3/INT3	Input: PF3 (Schmitt)	No Change	
B4	PF1/INT1	Input: PF1 (Schmitt)	No Change	
B5	PWM1	Input	Input	
В6	PWM0	Input	Input	
В7	A26/SCCLK	LOW: A26	LOW	
B8	VSS			
В9	DQM2	HIGH	HIGH	
B10	SCLK	LOW	LOW	
B11	nCAS	HIGH	HIGH	
B12	D30	LOW	LOW	
B13	D26	LOW	LOW	
B14	D27	LOW	LOW	
B15	A23	LOW	LOW	
B16	D23	LOW	LOW	
C1	TMS	Input with Pull-up	Input with Pull-up	
C2	TCK	Input	Input	
C3	MMCCLK/MMSPICLK	LOW: MMCCLK	LOW	
C4	VDDC			
C5	PF4/INT4/SCVCCEN	Input: PF4 (Schmitt)	LOW if SCI is Enabled; otherwise, No Change	
C6	VSS			
C7	nPWME0	Input	Input	
C8	nOE	HIGH	HIGH	
C9	DQM0	HIGH	HIGH	
C10	VDD			
C11	nRAS	HIGH	HIGH	

Table 6. 256-Ball CABGA Package Numerical Pin List

CABGA PIN	SIGNAL	RESET STATE	STANDBY STATE
C12	D28	LOW	LOW
C13	nSCS0	HIGH	HIGH
C14	A22	LOW	LOW
C15	A21	LOW	LOW
C16	A20	LOW	LOW
D1	nURESET	Input (Schmitt)	Input
D2	nEXTPWR	Input (Schmitt)	Input
D3	TDO	Input	No Change
D4	MMCDATA/MMSPIDOUT	Input: MMCDATA	Input
D5	VSS		
D6	PF5/INT5/SCDETECT	Input: PF5 (Schmitt)	No Change
D7	VDDC		
D8	A25/SCIO	LOW: A25	LOW
D9	nWE3	HIGH	HIGH
D10	VDDC		
D11	nSCS2	HIGH	HIGH
D12	D24	LOW	LOW
D13	VSS		
D14	D21	LOW	LOW
D15	A19	LOW	LOW
D16	D18	LOW	LOW
E1	UARTCTS2	Input	Input
E2	WAKEUP	Input (Schmitt)	Input
E3	ВАТОК	Input (Schmitt)	Input
E4	nPOR	Input	Input
E5	TDI	Input with Pull-up	Input with Pull-up
E6	ACIN	Input	Input
E7	PF2/INT2	Input: PF2 (Schmitt)	No Change
E8	VSS		
E9	CS6/SCKE1_2	LOW: CS6	LOW
E10	nSCS3	HIGH	HIGH
E11	A24	LOW	LOW
E12	D22	LOW	LOW
E13	D20	LOW	LOW
E14	A18	LOW	LOW
E15	D17	LOW	LOW
E16	A16/SB0	LOW	LOW
F1	UARTTX2	HIGH	HIGH
F2	nPWRFL	Input (Schmitt)	Input
F3	UARTDCD2	Input	Input
F4	VDDC		
F5	MEDCHG	Input (Schmitt)	Input
F6	nBATCHG	Input (Schmitt)	Input

Table 6. 256-Ball CABGA Package Numerical Pin List

CABGA PIN	SIGNAL	RESET STATE	STANDBY STATE
F7	VSS		
F8	nWE0	HIGH	HIGH
F9	VDD		
F10	VDDC		
F11	VDD		
F12	D19	LOW	LOW
F13	A17/SB1	LOW	LOW
F14	VDD		
F15	D16	LOW	LOW
F16	A15/SA13	LOW	LOW
G1	COL1	HIGH	HIGH
G2	COL0	HIGH	HIGH
G3	UARTRX2	Input	Input
G4	UARTDSR2	Input	Input
G5	UARTIRTX1	LOW	LOW
G6	UARTIRRX1	Input	Input
G7	VSSC		
G8	VDD		
G9	D13	LOW	LOW
G10	A13/SA11	LOW	LOW
G11	A14/SA12	LOW	LOW
G12	D15	LOW	LOW
G13	VSS		
G14	D14	LOW	LOW
G15	A12/SA10	LOW	LOW
G16	D12	LOW	LOW
H1	COL7	HIGH	HIGH
H2	COL6	HIGH	HIGH
H3	COL2	HIGH	HIGH
H4	VSSC		
H5	COL3	HIGH	HIGH
H6	COL4	HIGH	HIGH
H7	COL5	HIGH	HIGH
H8	VSSC		
H9	VSS		
H10	A10/SA8	LOW	LOW
H11	D11	LOW	LOW
H12	A11/SA9	LOW	LOW
H13	VDD	1011	1.004
H14	D10	LOW	LOW
H15	A9/SA7	LOW	LOW
H16	D9	LOW	LOW
J1	TBUZ	LOW	LOW

Table 6. 256-Ball CABGA Package Numerical Pin List

CABGA PIN	SIGNAL	RESET STATE	STANDBY STATE
J2	SSPFRM/nSSPFRM	Input: nSSPFRM	HIGH
J3	SSPCLK	LOW	LOW
J4	VDDC		
J5	PGMCLK	LOW	LOW
J6	SSPRX	Input	Input
J7	SSPTX	LOW	LOW
J8	VDDC		
J9	VDD		
J10	D8	LOW	LOW
J11	A7/SA5	LOW	LOW
J12	D7	LOW	LOW
J13	A6/SA4	LOW	LOW
J14	VSS		
J15	D6	LOW	LOW
J16	A8/SA6	LOW	LOW
K1	PA0/LCDVD16	Input: PA0	No Change
K2	PA1/LCDVD17	Input: PA1	No Change
K3	PA2	Input	No Change
K4	PA3	Input	No Change
K5	PA5	Input	No Change
K6	PA4	Input	No Change
K7	VSS		
K8	VDDC		
K9	PE1/LCDVD5	Input: PE1	
K10	PD1/LCDVD9	LOW: PD1	
K11	D3	LOW	LOW
K12	A3/SA1	LOW	LOW
K13	A4/SA2	LOW	LOW
K14	D5	LOW	LOW
K15	VDD		
K16	A5/SA3	LOW	LOW
L1	PA6	Input	No Change
L2	PA7	Input	No Change
L3	PB0/UARTRX1	Input: PB0	No Change
L4	VSSC		
L5	PB4/UARTDCD3	Input: PB4	No Change
L6	VDDC		
L7	VDD		
L8	VSS		
L9	VSSC		
L10	VSS		
L11	D0	LOW	LOW
L12	VSS		

Table 6. 256-Ball CABGA Package Numerical Pin List

CABGA PIN	SIGNAL	RESET STATE	STANDBY STATE	
L13	D1	LOW	LOW	
L14	D2	LOW	LOW	
L15	A2/SA0	LOW	LOW	
L16	D4	LOW	LOW	
M1	PB1/UARTTX3	Input: PB1	LOW if UART3 is Enabled; otherwise no change	
M2	PB2/UARTRX3	Input: PB2	No Change	
МЗ	PB3/UARTCTS3	Input: PB3	No Change	
M4	PB7/SMBCLK	Input: PB7	Input if SMB is Enabled; otherwise no change	
M5	PC3/LCDREV	LOW: PC3	No Change	
M6	PG0/nPCOE	LOW: PG0	No Change	
M7	PH2/nPCSLOTE1	Input: PH2	No Change	
M8	LCDVD0	LOW	LOW	
M9	PD0/LCDVD8	LOW: PD0	LOW if Dual-Panel LCD is Enabled; otherwise, no change	
M10	VDDA			
M11	VSS			
M12	CLKEN	LOW	LOW	
M13	XTAL32OUT	Output	Output	
M14	VSS			
M15	A0/nWE1	HIGH: nWE1	HIGH	
M16	A1/nWE2	HIGH: nWE2	HIGH	
N1	PB5/UARTDSR3	Input: PB5	No Change	
N2	PB6/SWID/SMBD	Input: PB6	Input if SMB is Enabled; otherwise no change	
N3	VSSC			
N4	PC5/LCDCLS	LOW: PC5	No Change	
N5	PC7/LCDSPL	LOW: PC7	No Change	
N6	VDD			
N7	VSSC			
N8	VDD			
N9	LCDDCLK	LOW	LOW	
N10	VSSC			
N11	VSSA			
N12	VDD			
N13	VDD			
N14	XTAL32IN	Input	Input	
N15	nCS2	HIGH	HIGH	
N16	nCS3/nMMSPICS	HIGH: nCS3	HIGH	
P1	PC0/UARTTX1	LOW: PC0	No Change	
P2	PC1/LCDPS	LOW: PC1	No Change	
P3	PC4/LCDSPS	LOW: PC4	No Change	
P4	PG2/nPCIOR	LOW: PG2	No Change	
P5	PG5/nPCCE1	LOW: PG5	No Change	
P6	PH0/PCRESET1	Input: PH0	No Change	

Table 6. 256-Ball CABGA Package Numerical Pin List

CABGA PIN	SIGNAL	RESET STATE	STANDBY STATE	
P7	PH6/AC97RESET	Input: PH6	No Change	
P8	LCDVD1	LOW	LOW	
P9	LCDENAB/LCDM	LOW: LCDENAB	LOW	
P10	PD2/LCDVD10	LOW: PD2	No Change	
P11	VDD		No Change	
P12	VDDA			
P13	nTEST1	Input with Pull-up	Input with Pull-up	
P14	nCS0	HIGH	HIGH	
P15	nTEST0	Input with Pull-up	Input with Pull-up	
P16	nCS1	HIGH	HIGH	
R1	PC2/LCDVDDEN	LOW: PC2	No Change	
R2	PC6/LCDHRLP	LOW: PC6	No Change	
R3	PG3/nPCIOW	LOW: PG3	No Change	
R4	PG6/nPCCE2	LOW: PG6	No Change	
R5	VSSC			
R6	PH4/nPCWAIT1	Input: PH4	No Change	
R7	PH5/CFA10/PCMCIAA24/nPCWAIT2	Input: PH5	No Change	
R8	LCDVD2	LOW	LOW	
R9	LCDLP	LOW	LOW	
R10	PE3/LCDVD7	Input: PE3	No Change	
R11	PD5/LCDVD13	LOW: PD5	No Change	
R12	PD6/LCDVD14	LOW: PD6	No Change	
R13	VSSA			
R14	XTALIN	Input	Input	
R15	XTALOUT	LOW	LOW	
R16	USBDN	Input	Input	
T1	PG1/nPCWE	LOW: PG1	No Change	
T2	PG4/nPCREG	LOW: PG4	No Change	
T3	PG7/PCDIR	LOW: PG7	No Change	
T4	PH1/CFA8/PCRESET2	Input: PH1	No Change	
T5	PH3/CFA9/PCMCIAA25/nPCSLOTE2	Input: PH3	No Change	
T6	PH7/nPCSTATRE	Input: PH7	No Change	
T7	LCDFP	LOW	LOW	
T8	LCDVD3	LOW	LOW	
Т9	PE0/LCDVD4	Input: PE0	LOW if 8-bit LCD is Enabled; otherwise no change	
T10	PE2/LCDVD6	Input: PE2	No Change	
T11	PD3/LCDVD11	LOW: PD3	No Change	
T12	PD4/LCDVD12	LOW: PD4	No Change	
T13	PD7/LCDVD15	LOW: PD7	No Change	
T14	WIDTH0	Input (Schmitt)	Input	
T15	WIDTH1	Input (Schmitt)	Input	
T16	USBDP	Input	Input	




Figure 2. Application Diagram

SYSTEM DESCRIPTIONS ARM922T Processor

The LH7A400 microcontroller features the ARM922T cached core with an Advanced High Performance Bus (AHB) interface. The processor is a member of the ARM9T family of processors. For more information, see the ARM document, 'ARM922T Technical Reference Manual', available on ARM's website at www.arm.com.

Clock and State Controller

The clocking scheme in the LH7A400 is based around two primary oscillator inputs. These are the 14.7456 MHz input crystal and the 32.768 kHz real time clock oscillator. See Figure 3. The 14.7456 MHz oscillator is used to generate the main system clock domains for the LH7A400, where as the 32.768 kHz is used for controlling the power down operations and real time clock peripheral. The clock and state controller provides the clock gating and frequency division necessary, and then supplies the clocks to the processor and to the rest of the system. The amount of clock gating that actually takes place is dependent on the current power saving mode selected.

The 32.768 kHz clock provides the source for the Real Time Clock tree and power-down logic. This clock is used for the power state control in the design and is the only clock in the LH7A400 that runs permanently. The 32.768 kHz clock is divided down to 1 Hz using a ripple divider to save power. This generated 1 Hz clock is used in the Real Time Clock counter.

The 14.7456 MHz source is used to generate the main system clocks for the LH7A400. It is the source for PLL1 and PLL2, it acts as the primary clock to the peripherals and is the source clock to the Programmable clock (PGM) divider.

PLL1 provides the main clock tree for the chip, it generates the following clocks: FCLK, HCLK and PCLK. FCLK is the clock that drives the ARM922T core. HCLK is the main bus (AHB) clock, as such it clocks all memory interfaces, bus arbitrators and the AHB peripherals. HCLK is generated by dividing FCLK by 1, 2, 3, or 4. HCLK can be gated by the system to enable low power operation. PCLK is the peripheral bus (APB) clock. It is generated by dividing HCLK by either 2, 4, or 8.

PLL2 is used to generate a fixed frequency of 48 MHz for the USB peripheral.




Figure 3. Clock and State Controller Block Diagram

Power Modes

The LH7A400 has three operational states: Run, Halt, and Standby. In Run mode, all clocks are hardware-enabled and the processor is clocked. Halt mode stops the processor clock while waiting for an event such as a key press, but the device continues to function. Finally, Standby equates to the computer being switched 'off', i.e. no display (LCD disabled) and the main oscillator is shut down. The 32.768 kHz oscillator operates in all three modes.

Reset Modes

There are three external signals that can generate resets to the LH7A400; these are nPOR (power on reset), nPWRFL (power failure) and nURESET (user reset). If any of these are active, a system reset is generated internally. A nPOR reset performs a full system reset. The nPWRFL and nURESET resets will perform a full system reset except for the SDRAM refresh control, SDRAM Global Configuration, SDRAM Device Configuration and the RTC peripheral registers. The SDRAM controller will issue a self-refresh command to external SDRAM before the system enters this reset (the nPWRFL and nURESET resets only, not so for the nPOR reset). This allows the system to maintain its Real Time Clock and SDRAM contents. On coming out of reset, the chip enters Standby mode. Once in Run mode the PWRSR register can be interrogated to determine the nature of the reset, and the trigger source, after which software can then take appropriate actions.

Data Paths

The data paths in the LH7A400 are:

- · The AMBA AHB bus
- The AMBA APB bus
- · The External Bus Interface
- The LCD AHB bus
- The DMA busses.

AMBA AHB BUS

The Advanced Microprocessor Bus Architecture Advanced High-performance Bus (AMBA AHB) bus is a high speed 32-bit-wide data bus. The AMBA AHB is for high-performance, high clock frequency system modules.

Peripherals that have high bandwidth requirements are connected to the LH7A400 core processor using the AHB bus. These include the external and internal memory interfaces, the LCD registers, palette RAM and the bridge to the Advanced Peripheral Bus (APB) interface. The APB Bridge transparently converts the AHB access into the slower speed APB accesses. All of the control registers for the APB peripherals are programmed using the AHB - APB bridge interface. The main AHB data and address lines are configured using a multiplexed bus. This removes the need for tri-state buffers and bus holders, and simplifies bus arbitration.

AMBA APB BUS

The AMBA APB bus is a lower-speed 32-bit-wide peripheral data bus. The speed of this bus is selectable to be a divide-by-2, divide-by-4 or divide-by-8 of the speed of the AHB bus.

EXTERNAL BUS INTERFACE

The External Bus Interface (EBI) provides a 32-bit wide, high speed gateway to external memory devices. The memory devices supported include:

- · Asynchronous RAM/ROM/Flash
- · Synchronous DRAM/Flash
- · PCMCIA interfaces
- · CompactFlash interfaces.

The EBI can be controlled by either the Asynchronous memory controller or Synchronous memory controller. There is an arbiter on the EBI input, with priority given to the Synchronous Memory Controller interface.

LCD AHB BUS

The LCD controller has its own local memory bus that connects it to the system's embedded memory and external SDRAM. The function of this local data bus is to allow the LCD controller to perform its video refresh function without congesting the AHB bus. This leads to better system performance and lower power consumption. There is an arbiter on both the embedded memory and the synchronous memory controller. In both cases the LCD bus is given priority.

DMA BUSES

The LH7A400 has a DMA system that connects the higher speed/higher data volume APB peripherals (MMC, USB and AC97) to the AHB bus. This enables the efficient transfer of data between these peripherals and external memory without the intervention of the ARM922T core. The DMA engine does not support memory to memory transfers.

Memory Map

The LH7A400 system has a 32-bit-wide address bus. This allows it to address up to 4GB of memory. This memory space is subdivided into a number of memory banks; see Figure 4. Four of these banks (each of 256MB) are allocated to the Synchronous memory controller. Eight of the banks (again, each 256MB) are allocated to the Asynchronous memory controller. Two of these eight banks are designed for PCMCIA systems. Part of the remaining memory space is allocated to the embedded SRAM, and to the control registers of the AHB and APB. The rest is unused.

The LH7A400 can boot from either synchronous or asynchronous ROM/Flash. The selection is determined by the value of the MEDCHG pin at Power On Reset as shown in Table 7. When booting from synchronous memory, then synchronous bank 4 (nSCS3) is mapped into memory location zero. When booting from asynchronous memory, asynchronous memory bank 0 (nSCS0) is mapped into memory location zero.

Figure 4 shows the memory map of the LH7A400 system for the two boot modes.

Once the LH7A400 has booted, the boot code can configure the ARM922T MMU to remap the low memory space to a location in RAM. This allows the user to set the interrupt vector table.

Table 7. Boot Modes

BOOT MODE	LATCHED BOOT- WIDTH1	LATCHED BOOT- WIDTH0	LATCHED MEDCHG
8-bit ROM	0	0	0
16-bit ROM	0	1	0
32-bit ROM	1	0	0
32-bit ROM	1	1	0
16-bit SFlash (Initializes Mode Register)	0	0	1
16-bit SROM (Initializes Mode Register)	0	1	1
32-bit SFlash (Initializes Mode Register)	1	0	1
32-bit SROM (Initializes Mode Register)	1	1	1

Interrupt Controller

The LH7A400 interrupt controller is designed to control the interrupts from 28 different sources. Four interrupt sources are mapped to the FIQ input of the ARM922T and 24 are mapped to the IRQ input. FIQs have a higher priority than the IRQs. If two interrupts with the same priority become active at the same time, the priority must be resolved in software.

When an interrupt becomes active, the interrupt controller generates an FIQ or IRQ if the corresponding mask bit is set. No latching of interrupts takes place in the controller. After a Power On Reset all mask register bits are cleared, therefore masking all interrupts. Hence, enabling of the mask register must be done by software after a power-on-reset.




Figure 4. Memory Mapping for Each Boot Mode

External Bus Interface

The external bus interface allows the ARM922T, LCD controller and DMA engine access to an external memory system. The LCD controller has access to an internal frame buffer in embedded SRAM and an extension buffer in Synchronous Memory for large displays. The processor and DMA engine share the main system bus, providing access to all external memory devices and the embedded SRAM frame buffer.

An arbitration unit ensures that control over the External Bus Interface (EBI) is only granted when an existing access has been completed. See Figure 5.

Embedded SRAM

The amount of Embedded SRAM contained in the LH7A400 is 80KB. This Embedded memory is designed to be used for storing code, data, or LCD frame data and to be contiguous with external SDRAM. The 80KB is large enough to store a QVGA panel (320 \times 240) at 8 bits per pixel, equivalent to 70KB of information.

Containing the frame buffer on chip reduces the overall power consumed in any application that uses the LH7A400. Normally, the system has to perform external accesses to acquire this data. The LCD controller is designed to automatically use an overflow frame buffer in SDRAM if a larger screen size is required. This overflow buffer can be located on any 4KB page boundary in SDRAM, allowing software to

set the MMU (in the LCD controller) page tables such that the two memory areas appear contiguous. Byte, Half-Word and Word accesses are permissible.

Asynchronous Memory Controller

The Asynchronous memory controller is incorporated as part of the memory controller to provide an interface between the AMBA AHB system bus and external (off-chip) memory devices.

The Asynchronous Memory Controller provides support for up to eight independently configurable memory banks simultaneously. Each memory bank is capable of supporting:

- SRAM
- ROM
- Flash EPROM
- Burst ROM memory.

Each memory bank may use devices using either 8-, 16-, or 32-bit external memory data paths. The memory controller supports only little-endian operation.

The memory banks can be configured to support:

- Non-burst read and write accesses only to highspeed CMOS static RAM.
- Non-burst write accesses, nonburst read accesses and asynchronous page mode read accesses to fast-boot block flash memory.




Figure 5. External Bus Interface Block Diagram

The Asynchronous Memory Controller has six main functions:

- Memory bank select
- · Access sequencing
- Wait states generation
- · Byte lane write control
- · External bus interface
- · CompactFlash or PCMCIA interfacing.

Synchronous Memory Controller

The Synchronous memory controller provides a high speed memory interface to a wide variety of Synchronous memory devices, including SDRAM, Synchronous Flash and Synchronous ROMs.

The key features of the controller are:

- · LCD DMA port for high bandwidth
- Up to four Synchronous Memory banks that can be independently set up
- Special configuration bits for Synchronous ROM operation
- Ability to program Synchronous Flash devices using write and erase commands
- On booting from Synchronous ROM, (and optionally with Synchronous Flash), a configuration sequence is performed before releasing the processor from reset
- Data is transferred between the controller and the SDRAM in quad-word bursts. Longer transfers within the same page are concatenated, forming a seamless burst
- Programmable for 16- or 32-bit data bus size
- Two reset domains are provided to enable SDRAM contents to be preserved over a 'soft' reset
- Power saving Synchronous Memory SCKE and external clock modes provided.

MultiMediaCard (MMC)

The MMC adapter combines all of the requirements and functions of an MMC host. The adapter supports the full MMC bus protocol, defined by the MMC Definition Group's specification v.2.11. The controller can also implement the SPI interface to the cards.

INTERFACE DESCRIPTION AND MMC OVERVIEW

The MMC controller uses the three-wire serial data bus (clock, command, and data) to transfer data to and from the MMC card, and to configure and acquire status information from the card's registers. MMC bus lines can be divided into three groups:

Power supply: VDD and VSS

Data Transfer: MMCCMD, MMCDATA

Clock: MMCLK.

MULTIMEDIACARD ADAPTER

The MultiMediaCard Adapter implements MultiMedia-Card specific functions, serves as the bus master for the MultiMediacard Bus and implements the standard interface to the MultiMediaCard Cards (card initialization, CRC generation and validation, command/response transactions, etc.).

Smart Card Interface (SCI)

The SCI (ISO7816) interfaces to an external Smart Card reader. The SCI can autonomously control data transfer to and from the smart card. Transmit and receive data FIFOs are provided to reduce the required interaction between the CPU core and the peripheral.

SCI FEATURES

- Supports asynchronous T0 and T1 transmission protocols
- Supports clock rate conversion factor F = 372, with bit rate adjustment factors D = 1, 2, or 4 supported
- · Eight-character-deep buffered Tx and Rx paths
- · Direct interrupts for Tx and Rx FIFO level monitoring
- Interrupt status register
- Hardware-initiated card deactivation sequence on detection of card removal
- Software-initiated card deactivation sequence on transaction complete
- Limited support for synchronous Smart Cards via registered input/output.

PROGRAMMABLE PARAMETERS

- Smart Card clock frequency
- · Communication baud rate
- · Protocol convention
- Card activation/deactivation time
- Check for maximum time for first character of Answer to Reset - ATR reception
- Check for maximum duration of ATR character stream
- Check for maximum time of receipt of first character of data stream
- Check for maximum time allowed between characters
- · Character guard time
- · Block guard time
- Transmit/receive character retry.

Direct Memory Access Controller (DMA)

The DMA Controller interfaces streams from the following three peripherals to the system memory:

- USB (1 Tx and 1 Rx DMA Channel)
- MMC (1 Tx and 1 Rx DMA Channel)
- AC97 (3 Tx and 3 Rx DMA Channels).

Each has its own bi-directional peripheral DMA bus capable of transferring data in both directions simultaneously. All memory transfers take place via the main system AHB bus.

DMA Specific features are:

- · Independent DMA channels for Tx and Rx
- Two Buffer Descriptors per channel to avoid potential data under/over-flows due to software introduced latency
- · No Buffer wrapping
- Buffer size may be equal to, greater than, or less than the packet size. Transfers can automatically switch between buffers.
- · Maskable interrupt generation
- Internal arbitration between DMA Channels and external bus arbiter.
- For DMA Data transfer sizes, byte, word and quadword data transfers are supported.

A set of control and status registers are available to the system processor for setting up DMA operations and monitoring their status. A system interrupt is generated when any or all of the DMA channels wish to inform the processor that a new buffer needs to be allocated. The DMA controller services three peripherals using ten DMA channels, each with its own peripheral DMA bus capable of transferring data in both directions simultaneously.

The MMC and USB peripherals each use two DMA channels, one for transmit and one for receive. The AC97 peripheral uses six DMA channels (three transmit and three receive) to allow different sample frequency data queues to be handled with low software overheads. The DMA Controller does not support memory to memory transfers.

USB Device

The features of the USB are:

- · Fully compliant to USB 1.1 specification
- Provides a high level interface that shields the firmware from USB protocol details
- Compatible with both OpenHCI and Intel's UHCI standards
- · Supports full-speed (12 Mbps) functions
- · Supports Suspend and Resume signalling.

Color LCD Controller

The LH7A400's LCD Controller is programmable to support up to 1,024 \times 768, 16-bit color LCD panels. It interfaces directly to STN, color STN, TFT, AD-TFT, and HR-TFT panels. Unlike other LCD controllers, the LH7A400's LCD Controller incorporates the timing conversion logic from TFT to HR- and AD-TFT, allowing a direct interface to these panels and minimizing external chip count.

The Color LCD Controller features support for:

- Up to 1,024 × 768 Resolution
- 16-bit Video Bus
- STN, Color STN, AD-TFT, HR-TFT, TFT panels
- · Single and Dual Scan STN panels
- Up to 15 Gray Shades
- Up to 64,000 Colors

AC97 Advanced Audio Codec Interface

The AC97 Advanced Audio Codec controller includes a 5-pin serial interface to an external audio codec. The AC97 LINK is a bi-directional, fixed rate, serial Pulse Code Modulation (PCM) digital stream, dividing each audio frame into 12 outgoing and 12 incoming data streams (slots), each with 20-bit sample resolution.

The AC97 controller contains logic that controls the AC97 link to the Audio Codec and an interface to the AMBA APB.

Its main features include:

- Serial-to-parallel conversion for data received from the external codec
- Parallel-to-serial conversion for data transmitted to the external codec
- Reception/Transmission of control and status information via the AMBA APB interface
- Supports up to 4 different codec sampling rates at a time with its 4 transmit and 4 receive channels. The transmit and receive paths are buffered with internal FIFO memories, allowing data to be stored independently in both transmit and receive modes. The outgoing data for the FIFOs can be written via either the APB interface or with DMA channels 1 - 3.

Audio Codec Interface (ACI)

The ACI provides:

- · A digital serial interface to an off-chip 8-bit CODEC
- All the necessary clocks and timing pulses to perform serialization or de-serialization of the data stream to or from the CODEC device.

The interface supports full duplex operation and the transmit and receive paths are buffered with internal FIFO memories allowing up to 16 bytes to be stored independently in both transmit and receive modes.

The ACI includes a programmable frequency divider that generates a common transmit and receive bit clock output from the on-chip ACI clock input (ACICLK). Transmit data values are output synchronous with the rising edge of the bit clock output. Receive data values are sampled on the falling edge of the bit clock output. The start of a data frame is indicated by a synchronization output signal that is synchronous with the bit clock.

Synchronous Serial Port (SSP)

The LH7A400 SSP is a master-only interface for synchronous serial communication with device peripheral devices that has either Motorola SPI, National Semiconductor MICROWIRE or Texas Instruments Synchronous Serial Interfaces.

The LH7A400 SSP performs serial-to-parallel conversion on data received from a peripheral device. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. Serial data is transmitted on SSPTXD and received on SSPRXD.

The LH7A400 SSP includes a programmable bit rate clock divider and prescaler to generate the serial output clock SCLK from the input clock SSPCLK. Bit rates are supported to 2 MHz and beyond, subject to choice of frequency for SSPCLK; the maximum bit rate will usually be determined by peripheral devices.

UART/IrDA

The LH7A400 contains three UARTs, UART1, UART2, and UART3.

The UART performs:

- Serial-to-Parallel conversion on data received from the peripheral device
- Parallel-to-Serial conversion on data transmitted to the peripheral device.

The transmit and receive paths are buffered with internal FIFO memories allowing up to 16 bytes to be stored independently in both transmit and receive modes.

The UART can generate:

- Four individually maskable interrupts from the receive, transmit and modem status logic blocks
- A single combined interrupt so that the output is asserted if any of the individual interrupts are asserted and unmasked.

If a framing, parity, or break error occurs during reception, the appropriate error bit is set, and is stored in the FIFO. If an overrun condition occurs, the overrun register bit is set immediately and the FIFO data is prevented from being overwritten. UART1 also supports IrDA 1.0 (15.2 kbit/s).

The modem status input signals Clear to Send (CTS), Data Carrier Detect (DCD) and Data Set Ready (DSR) are supported on UART2 and UART3.

Timers

Two identical timers are integrated in the LH7A400. Each of these timers has an associated 16-bit read/write data register and a control register. Each timer is loaded with the value written to the data register immediately, this value will then be decremented on the next active clock edge to arrive after the write. When the timer underflows, it will immediately assert its appropriate interrupt. The timers can be read at any time. The clock source and mode is selectable by writing to various bits in the system control register. Clock sources are 508 kHz and 2 kHz.

Timer 3 (TC3) has the same basic operation, but is clocked from a single 7.3728 MHz source. It has the same register arrangement as Timer 1 and Timer 2, providing a load, value, control and clear register. Once the timer has been enabled and is written to, unlike the Timer 1 and Timer 2, will decrement the timer on the next rising edge of the 7.3728 MHz clock after the data register has been updated. All the timers can operate in two modes, free running mode or pre-scale mode.

FREE-RUNNING MODE

In free-running mode, the timer will wrap around to 0xFFFF when it underflows and continue counting down.

PRE-SCALE MODE

In pre-scale (periodic) mode, the value written to each timer is automatically re-loaded when the timer underflows. This mode can be used to produce a programmable frequency to drive the buzzer or generate a periodic interrupt.

Real Time Clock (RTC)

The RTC can be used to provide a basic alarm function or long time-base counter. This is achieved by generating an interrupt signal after counting for a programmed number of cycles of a real-time clock input. Counting in one second intervals is achieved by use of a 1 Hz clock input to the RTC.

Battery Monitor Interface (BMI)

The LH7A400 BMI is a serial communication interface specified for two types of Battery Monitors/Gas Gauges. The first type employs a single wire interface. The second interface employs a two-wire multi-master bus, the Smart Battery System Specification. If both interfaces are enabled at the same time, the Single Wire Interface will have priority. A brief overview of these two interface types are given here.

SINGLE WIRE INTERFACE

The Single Wire Interface performs:

- Serial-to-parallel conversion on data received from the peripheral device
- Parallel-to-serial conversion on data transmitted to the peripheral device
- Data packet coding/decoding on data transfers (incorporating Start/Data/Stop data packets)

The Single Wire interface uses a command-based protocol, in which the host initiates a data transfer by sending a WriteData/Command word to the Battery Monitor. This word will always contain the Command section, which tells the Single Wire Interface device the location for the current transaction. The most significant bit of the Command determines if the transaction is Read or Write. In the case of a Write transaction, then the word will also contain a WriteData section with the data to be written to the peripheral.

SMART BATTERY INTERFACE

The SMBus Interface performs:

- Serial-to-Parallel conversion on data received from the peripheral device
- Parallel-to-Serial conversion of data transmitted to the peripheral device.

The Smart Battery Interface uses a two-wire multimaster bus (the SMBus), meaning that more than one device capable of controlling the bus can be connected to it. A master device initiates a bus transfer and provides the clock signals. A slave device can receive data provided by the master or it can provide data to the master. Since more than one device may attempt to take control of the bus as a master, SMBus provides an arbitration mechanism, by relying on the wired-AND connection of all SMBus interfaces to the SMBus.

DC-to-DC Converter

The features of the DC-DC Converter interface are:

- Dual drive PWM outputs, with independent closed loop feedback
- Software programmable configuration of one of 8 output frequencies (each being a fixed divide of the input clock).
- Software programmable configuration of duty cycle from 0 to 15/16, in intervals of 1/16.
- Output polarity (for positive or negative voltage generation) is hardware-configured during power-on reset via the polarity select inputs
- Each PWM output can be dynamically switched to one of a pair of preprogrammed frequency/duty cycle combinations via external pins.

Watchdog Timer (WDT)

The Watchdog Timer provides hardware protection against malfunctions. It is a programmable timer that is reset by software at regular intervals. Failure to reset the timer will cause a FIQ interrupt. Failure to service the FIQ interrupt will then generate a System Reset. The WDT features are:

- · Driven by the system clock
- 16 programmable time-out periods: 2¹⁶ through 2³¹ clock cycles
- Generates a system reset (resets LH7A400) or a FIQ Interrupt whenever a time-out period is reached
- Software enable, lockout, and counter-reset mechanisms add security against inadvertent writes
- Protection mechanism guards against interrupt-service-failure:
 - The first WDT time-out triggers FIQ and asserts nWDFIQ status flag
 - If FIQ service routine fails to clear nWDFIQ, then the next WDT time-out triggers a System Reset.

General Purpose I/O (GPIO)

The LH7A400 GPIO has eight ports, each with a data register and a data direction register. It also has added registers including Keyboard Scan, PINMUX, GPIO Interrupt Enable, INTYPE1/2, GPIOFEOI, and PGHCON.

The data direction register determines whether a port is configured as an input or an output while the data register is used to read the value of the GPIO pins.

The GPIO Interrupt Enable, INTYPE1/2, and GPIOFEOI registers are used to control edge-triggered Interrupts on Port F. The PINMUX register controls what signals are output of Port D and Port E when they are set as outputs, while the PGHCON controls the operations of Port G and H.

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

PARAMETER	MINIMUM	MAXIMUM
DC Core Supply Voltage (VDDC)	-0.3 V	2.4 V
DC I/O Supply Voltage (VDD)	-0.3 V	4.6 V
DC Analog Supply Voltage (VDDA)	-0.3 V	2.4 V
5 V Tolerant Digital Input Pin Voltage	-0.5 V	5.5 V
ESD, Human Body Model (Analog pins AN0 - AN9 rated at 500 V)		2 kV
ESD, Charged Device Model		1 kV
Storage Temperature	-55°C	125°C

NOTE: These ratings are only for transient conditions. Operation at or beyond absolute maximum rating conditions may affect reliability and cause permanent damage to the device.

Recommended Operating Conditions

PARAMETER	MINIMUM	TYPICAL	MAXIMUM	NOTES
DC Core Supply Voltage (VDDC)	1.71 V	1.8 V	1.89 V	1
DC I/O Supply Voltage (VDD)	3.0 V	3.3 V	3.6 V	2
DC Analog Supply Voltage for PLLs (VDDA)	1.71 V	1.8 V	1.89 V	
Clock Frequency (Commercial)	10 MHz		200 MHz	3, 4, 6
Clock Frequency (Industrial)	10 MHz		195 MHz	3, 4, 6
Bus Clock Frequency (Industrial/Commercial)			100 MHz	3, 4, 6
Clock Frequency (Commercial)	10 MHz		250 MHz	3, 5, 7
Clock Frequency (Industrial)	10 MHz		245 MHz	3, 5, 7
Bus Clock Frequency (Industrial/Commercial)			125 MHz	3, 5, 7
External Clock Input (XTALIN)	14 MHz	14.7456 MHz	20 MHz	8
External Clock Input (XTALIN) Voltage	1.71 V	1.8 V	1.89 V	
Operating Temperature (Commercial)	0°C	25°C	70°C	
Operating Temperature (Industrial)	-40°C	25°C	+85°C	

- 1. Core Voltage should never exceed I/O Voltage after initial power up. See "Power Supply Sequencing" on page 37
- 2. USB is not functional below 3.0 V
- 3. Using 14.7456 MHz Main Oscillator Crystal and 32.768 kHz RTC Oscillator Crystal
- 4. VDDC = 1.71 V to 1.89 V (LH7A400N0B000xx, LH7A400N0E000xx, LH7A400N0F000xx, and LH7A400N0G000xx)
- 5. VDDC = $2.1 \text{ V} \pm 5\%$ (LH7A400N0F076xx and LH7A400N0G076xx only)
- 6. VDD = 3.0 V to 3.6 V (LH7A400N0B000xx, LH7A400N0E000xx, LH7A400N0F000xx, and LH7A400N0G000xx)
- 7. VDD = 3.14V to 3.60 V (LH7A400N0F076xx and LH7A400N0G076xx only)
- 8. IMPORTANT: Most peripherals will NOT function with crystals other than 14.7456 MHz.




Figure 6. Temperature/Voltage/Speed Chart

(For LH7A400N0B000xx, LH7A400N0E000xx, LH7A400N0F000xx, and LH7A400N0G000xx)

Table 8. Clock Frequency vs. Voltages (VDD) vs. Temperature

	PARAMETER	1.71 V	1.8 V	1.89 V
25°C	Clock Frequency (FCLK)	211 MHz	225 MHz	240 MHz
25 0	Clock Period (FCLK)	4.74 ns	4.44 ns	4.17 ns
70°C	Clock Frequency (FCLK)	200 MHz	212 MHz	227 MHz
70 0	Clock Period (FCLK)	5.00 ns	4.72 ns	4.41 ns
85°C	Clock Frequency (FCLK)	195 MHz	208 MHz	222 MHz
65 C	Clock Period (FCLK)	5.13 ns	4.81 ns	4.50 ns

- Table 8 is representative of a typical wafer process. Guaranteed values are in the Recommended Operating Conditions table.
- 2. (LH7A400N0B000xx, LH7A400N0E000xx, LH7A400N0F000xx, and LH7A400N0G000xx)

DC/AC SPECIFICATIONS (COMMERCIAL AND INDUSTRIAL)

Unless otherwise noted, all data provided in these specifications are based on -40°C to +85°C, VDDC = 1.71 V to 1.89 V, VDD = 3.0 V to 3.6 V, VDDA = 1.71 V to 1.89 V.

DC Specifications

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS	NOTES
VIH	CMOS and Schmitt Trigger Input HIGH Voltage	2.0			V		
VIL	CMOS and Schmitt Trigger Input LOW Voltage			0.8	V		
VHST	Schmitt Trigger Hysteresis	0.25			V	VIL to VIH	
	CMOS Output HIGH Voltage, Output Drive 1	2.6			V	IOH = -2 mA	
VOH	Output Drive 2	2.6			V	IOH = -4 mA	
VOIT	Output Drive 3	2.6			V	IOH = -8 mA	
	Output Drive 4 and 5	2.6			V	IOH = -12 mA	1
	CMOS Output LOW Voltage, Output Drive 1			0.4	V	IOL = 2 mA	
	Output Drive 2			0.4	V	IOL = 4 mA	
VOL	Output Drive 3			0.4	V	IOL = 8 mA	
	Output Drive 4			0.4	V	IOL = 12 mA	
	Output Drive 5			0.4	V	IOL = 20 mA	1
	Input Leakage Current	-10		10	μΑ	VIN = VDD or GND	
IIN	Input Leakage Current (with pull-up resistors installed)	-200		-20	μА	VIN = VDD or GND	
IOZ	Output Tri-state Leakage Current	-10		10	μΑ	VOUT = VDD or GND	
ISTARTUP	Startup Current			50	μΑ		2
IACTIVE	Active Current		125	180	mA		
IHALT	Halt Current		25	41	mA		
ISTANDBY	Standby Current		42		μΑ		
CIN	Input Capacitance			4	pF		
COUT	Output Capacitance			4	pF		

NOTES:

- 1. Output Drive 5 can sink 20 mA of current, but sources 12 mA of current.
- 2. Current consumption until oscillators are stabilized.

AC Test Conditions

PARAMETER	RATING	UNIT
DC I/O Supply Voltage (VDD)	3.0 to 3.6	V
DC Core Supply Voltage (VDDC)	1.71 to 1.89	٧
Input Pulse Levels	VSS to 3	V
Input Rise and Fall Times	2	ns
Input and Output Timing Reference Levels	VDD/2	V

CURRENT CONSUMPTION BY OPERATING MODE

Current consumption can depend on a number of parameters. To make this data more usable, the values presented in Table 9 were derived under the conditions presented here.

Maximum Specified Value

The values specified in the MAXIMUM column were determined using these operating characteristics:

- All IP blocks either operating or enabled at maximum frequency and size configuration
- Core operating at maximum power configuration
- All voltages at maximum specified values
- · Maximum specified ambient temperature.

Typical

The values in the TYPICAL column were determined using a 'typical' application under 'typical' environmental conditions and the following operating characteristics:

- · LINUX operating system running from SDRAM
- UART and AC97 peripherals operating; all other peripherals as needed by the OS
- LCD enabled with 320 x 240 x 16-bit color, 60 Hz refresh rate, data in SDRAM
- · I/O loads at nominal
- · Cache enabled
- FCLK = 200 MHz or 250 MHz; HCLK = 100 MHz or 125 MHz; PCLK = 50 MHz or 62.5 MHz
- · All voltages at typical values
- · Nominal case temperature.

Table 9. Current Consumption by Mode

SYMBOL	PARAMETER	LH7A400N0B000xx LH7A400N0E000xx	LH7A400N0F000X LH7A400N0G000X (FCLK = 200 MHz)	LH7A400N0F076xx LH7A400N0G076xx	
		TYP.	MAX.	TYP.	UNITS
	ACTIV	'E MOE	ÞΕ		
ICORE	Core Current	110	135	250	mA
IIO	I/ O Current	15	45		mA
HALT	MODE (ALL PE	RIPHE	RALS D	ISABLI	ED)
ICORE	Core Current	24	39	50	mA
IIO	I/ O Current	1	2		mA
STANDBY MODE (TYPICAL CONDITIONS ONLY)					
ICORE	Core Current	40		125	μΑ
IIO	I/ O Current	2		4	μΑ

PERIPHERAL CURRENT CONSUMPTION

In addition to the modal current consumption, Table 10 shows the typical current consumption for each of the on-board peripheral blocks. The values were determined with the peripheral clock running at 200 MHz, typical conditions, and no I/O loads. This current is supplied by the 1.8 V power supply.

Table 10. Peripheral Current Consumption

PERIPHERAL	TYPICAL	UNITS
AC97	1.3	mA
UART (Each)	1.0	mA
RTC	0.005	mA
Timers (Each)	0.1	mA
LCD (+I/O)	5.4 (1.0)	mA
MMC	0.6	mA
SCI	23	mA
PWM (each)	< 0.1	mA
BMI-SWI	1.0	mA
BMI-SBus	1.0	mA
SDRAM (+I/O)	1.5 (14.8)	mA
USB (+PLL)	5.6 (3.3)	mA
ACI	0.8	mA

Power Supply Sequencing

SHARP recommends that the 1.8 V power supply be energized before the 3.3 V supply. If this is not possible, the 1.8 V supply may not lag the 3.3 V supply by more than 100 μs . If longer delay time is needed, it is recommended that the voltage difference between the two power supplies be within 1.5 V during power supply ramp up.

To avoid a potential latchup condition, voltage should be applied to input pins only after the device is powered-on as described above.

AC Specifications

All signals described in Table 11 relate to transitions after a reference clock signal. The illustration in Figure 7 represents all cases of these sets of measurement parameters.

The reference clock signals in this design are:

- HCLK, internal System Bus clock ('C' in timing data)
- · PCLK, Peripheral Bus clock
- SSPCLK, Synchronous Serial Port clock
- · UARTCLK, UART Interface clock

- LCDDCLK, LCD Data clock from the LCD Controller
- ACBITCLK, AC97 clock
- · SCLK, Synchronous Memory clock.

All signal transitions are measured from the 50% point of the clock to the 50% point of the signal.

For outputs from the LH7A400, tOVXXX (e.g. tOVA) represents the amount of time for the output to become valid from a valid address bus, or rising edge of the peripheral clock. Maximum requirements for tOVXXX are shown in Table 11.

The signal tOHXXX (e.g. tOHA) represents the amount of time the output will be held valid from the valid address bus, or rising edge of the peripheral clock. Minimum requirements for tOHXXX are listed in Table 11.

For Inputs, tISXXX (e.g. tISD) represents the amount of time the input signal must be valid after a valid address bus, or rising edge of the peripheral clock. Maximum requirements for tISXXX are shown in Table 11.

The signal tIHXXX (e.g. tIHD) represents the amount of time the output must be held valid from the valid address bus, or rising edge of the peripheral clock. Minimum requirements are shown in Table 11.




Figure 7. LH7A400 Signal Timing

Table 11. AC Signal Characteristics

SIGNAL	TYPE	LOAD	SYMBOL	MIN.	MAX.	DESCRIPTION
			NOUS MEMORY I		ı	
	Output	50 pF	tRC	4C ns	TALO (+ Wall s	Read Cycle Time
A[27:0]	Output	50 pF	tWC	4C ns		Write Cycle Time
	Output	50 pF	tAW	2C – 10 ns		Address Valid to Write Edge
	- Catpat	оо р.		1C ns	1C ns	Wait State Width
			tDW	1C – 9 ns		Data Valid to Write Edge
	Output	50 pF	tDH	1C + 3 ns		Data Hold after Write Edge
D[31:0]			tAA	3C – 20 ns		Address Valid to Data Valid
	Input		tOH	0 ns		Data Output Hold
		30 pF	tCO	3C – 20 ns		Chip Select Valid to Data Valid (Read)
			tCW		1C – 10 ns	Chip Select Valid to Write edge
nCS[3:0]/CS[7:6]	Output		tAS (Write)	1C ns		Address Valid to Chip Select Valid (Address setup time)
			tAS (Read)	0		Address Valid to Chip Select Valid (Address setup time)
nWE[3:0]	Output	30 pF	tWP	1C – 10 ns		Write Pulse Width
	Juipui	оо рі	tWHZ	0 ns		Write Edge to High-Z on SRAM
nOE	Output	30 pF	tOE		2C – 20 ns	Output Enable Valid to Data Valid
IIOL	Output		tOHZ	0 ns		Output Enable invalid to High-Z on SRAM
		S۱	NCHRONOUS M	EMORY INTERI		
SA[13:0]	Output	50 pF	tOVA		5.5 ³ /7.5 ⁴ ns	Address Valid
OA[10.0]	Output	30 pi	tOHA	1.5 ³ /1.5 ⁴ ns		Address Hold
SA[17:16]/SB[1:0]	Output	50 pF	tOVB		5.5 ³ /7.5 ⁴ ns	Bank Select Valid
	Output	50 pE	tOHD	1.5ns		Data Hold
D[31:0]	Output	50 pF	tOVD	2 ns	5.5 ³ /7.5 ⁴ ns	Data Valid
D[01.0]	Input		tISD	1.5 ³ /2.5 ⁴ ns		Data Setup
	IIIput		tIHD	1.0 ³ /1.5 ⁴ ns		Data Hold
~CAC	0	00 - 5	tOVCA	2 ns	5.5 ³ /7.5 ⁴ ns	CAS Valid
nCAS	Output	30 pF	tOHCA	1.5 ³ /2 ⁴ ns		CAS Hold
nRAS	Output	30 pF	tOVRA	2 ns	5.5 ³ /7.5 ⁴ ns	RAS Valid
IINAS	Output	30 pr	tOHRA	1.5 ³ /2 ⁴ ns		RAS Hold
OVA/E	0	00 - 5	tOVSDW	2 ns	5.5 ³ /7.5 ⁴ ns	Write Enable Valid
nSWE	Output	30 pF	tOHSDW	1.5 ³ /2 ⁴ ns		Write Enable Hold
SCKE[1:0]	Output	30 pF	tOVC	2 ns	5.5 ³ /7.5 ⁴ ns	Clock Enable Valid
DQM[3:0]	Output	30 pF	tOVDQ	2 ns	5.5 ³ /7.5 ⁴ ns	Data Mask Valid
			tOVSC	2 ns	5.5 ³ /7.5 ⁴ ns	Synchronous Chip Select Valid
nSCS[3:0]	Output	30 pF	tOHSC	1.5 ³ /2 ⁴ ns		Synchronous Chip Select Hold
	ı	PC	MCIA INTERFAC		vait states × C)	<u> </u>
			tOVDREG		1C	nREG Valid
nPCREG	Output	30 pF	tOHDREG	4C – 5 ns	-	nREG Hold
	+		tOVD		1C	Data Valid
D[31:0]	Output	50 pF	tOHD	4C – 5 ns	-	Data Hold
			tISD		1C - 10 ns	Data Setup Time
	Input		tIHD	4C – 5 ns		Data Hold Time
POOE1	Output	30 pF	tOVCE1		1C	Chip Enable 1 Valid
nPCCE1			tOHCE1	4C – 5 ns		Chip Enable 1 Hold
-DCCE0	Output	it 30 pF	tOVCE2		1C	Chip Enable 2 Valid
nPCCE2			tOHCE2	4C – 5 ns		Chip Enable 2 Hold
nDCOE	Output	30 r.C	tOVOE		1C + 1 ns	Output Enable Valid
nPCOE		30 pF	tOHOE	3C – 5 ns		Output Enable Hold
nPCWE	O. ital. it	30 pF	tOVWE		1C + 1 ns	Write Enable Valid
	Output	30 pr	tOHWE	3C – 5 ns		Write Enable Hold
	-					·

Table 11. AC Signal Characteristics (Cont'd)

SIGNAL	TYPE	LOAD	SYMBOL	MIN.	MAX.	DESCRIPTION
PCDIR	O t t	00 5	tOVPCD		1C	Card Direction Valid
	Output	30 pF	tOHPCD	4C – 5 ns		Card Direction Hold
			MMC IN	TERFACE SIGN	ALS	
MMCCMD	Output	100 pF	tOS	5 ns		MMC Command Setup
	Output		tOH	5 ns		MMC Command Hold
MMCDATA	Output	100 pF	tOS	5 ns		MMC Data Setup
MINICDATA	Output		tOH	5 ns		MMC Data Hold
MMCDATA	Innut		tIS	3 ns		MMC Data Setup
MMCDATA	Input		tIH	3 ns		MMC Data Hold
MMCCMD	Innut		tIS	3 ns		MMC Command Setup
MINICCIVID	Input		tIH	3 ns		MMC Command Hold
			AC97 IN	TERFACE SIGN	IALS	
ACOUT/ACSYNC	Output	30 pF	tOVAC97		15 ns	AC97 Output Valid/Sync Valid
ACCOT/ACSTNC	Output	30 pi	tOHAC97	10 ns		AC97 Output Hold/Sync Hold
ACIN	Input		tISAC97	10 ns		AC97 Input Setup
ACIN	Input		tIHAC97	2.5 ns		AC97 Input Hold
ACBITCLK	Input		tACBITCLK	72 ns	90 ns	AC97 Clock Period
	•		SYNCHRONO	OUS SERIAL PO	RT (SSP)	
SSPFRM	Output	_	tOVSSPFRM		10 ns	SSPFRM Valid
SSFFNIVI			tOHSSPFRM	5 ns		SSPFRM Hold
SSPTX	Output	50 pF	tOVSSPOUT		10 ns	SSP Transmit Valid
55P1X		50 pr	tOHSSPOUT	5 ns		SSP Transmit Hold
SSPRX	Input		tISSSPIN	14 ns		SSP Receive Setup
SSPCLK	Output		tSSPCLK	8.819 ms	271 ns	SSP Clock Period
			AUDIO COI	DEC INTERFAC	E (ACI)	
ACOUT	Output	30 pF	tOVD		15 ns	ACOUT delay from rising clock edge
70001			tOHD	10 ns		ACOUT Hold
ACIN	Input		tIS	10 ns		ACIN Setup
ACIN			tIH	2.5 ns		ACIN Hold

NOTES:

- 1. 'nC' in the MIN./MAX. columns indicates the number of system clock (HCLK) periods after valid address
- 2. For Output Drive strength specifications, refer to Table 23. LH7A400N0F076xx and LH7A400N0G076xx only
- 4. LH7A400N0B000xx, LH7A400N0E000xx, LH7A400N0F000xx, and LH7A400N0G000xx only

SMC Waveforms

Figure 8 and Figure 9 show the waveform and timing for an External Asynchronous Memory Write. Note that the deassertion of nWE can precede the deassertion of

nCS by a maximum of one HCLK, or at minimum, can coincide (see Table 11). Figure 10 and Figure 11 show the waveform and timing for an External Asynchronous Memory Read.




Figure 8. External Asynchronous Memory Write with 0 Wait States (BCRx:WST1 = 0b000)




Figure 9. External Asynchronous Memory Write with 4 Wait States (BCRx:WST1 = 0b100)




Figure 10. External Asynchronous Memory Read with 0 Wait States (BCRx:WST1 = 0b000)




Figure 11. External Asynchronous Memory Read with 4 Wait States (BCRx:WST1 = 0b100)

Synchronous Memory Controller Waveforms

Figure 12 shows the timing for a Synchronous Burst Read (page already open). Figure 13 shows the timing for Activate a Bank and Write.




Figure 12. Synchronous Burst Read




Figure 13. Synchronous Bank Activate and Write

SSP Waveforms

The Synchronous Serial Port (SSP) supports three data frame formats:

- Texas Instruments SSI
- Motorola SPI
- National Semiconductor MICROWIRE

Each frame format is between 4 and 16 bits in length, depending upon the programmed data size. Each data frame is transmitted beginning with the Most Significant Bit (MSB) i.e. 'big endian'. For all three formats, the SSP serial clock is held LOW (inactive) while the SSP is idle. The SSP serial clock transitions only during active transmission of data. The SSPFRM signal marks the beginning and end of a

frame. The SSPEN signal controls an off-chip line driver's output enable pin.

Figure 14 and Figure 15 show Texas Instruments synchronous serial frame format, Figure 16 through Figure 23 show the Motorola SPI format, and Figure 24 and Figure 25 show National Semiconductor's MICRO-WIRE data frame format.

For Texas Instruments SSI format, the SSPFRM pin is pulsed prior to each frame's transmission for one serial clock period beginning at its rising edge. For this frame format, both the SSP and the external slave device drive their output data on the rising edge of the clock and latch data from the other device on the falling edge. See Figure 14 and Figure 15.




Figure 14. Texas Instruments Synchronous Serial Frame Format (Single Transfer)




Figure 15. Texas Instruments Synchronous Serial Frame Format (Continuous Transfer)




Figure 16. Motorola SPI Frame Format (Single Transfer) with SPO = 0 and SPH = 0




Figure 17. Motorola SPI Frame Format (Continuous Transfer) with SPO = 0 and SPH = 0




Figure 18. Motorola SPI Frame Format (Single Transfer) with SPO = 0 and SPH = 1




Figure 19. Motorola SPI Frame Format (Continuous Transfer) with SPO = 0 and SPH = 1




Figure 20. Motorola SPI Frame Format (Continuous Transfer) with SPO = 1 and SPH = 1




Figure 21. Motorola SPI Frame Format (Single Transfer) with SPO = 1 and SPH = 0




Figure 22. Motorola SPI Frame Format (Continuous Transfer) with SPO = 1 and SPH = 0




Figure 23. Motorola SPI Frame Format (Single Transfer) with SPO = 1 and SPH = 1

For National Semiconductor MICROWIRE format, the serial frame pin (SSPFRM) is active LOW. Both the SSP and external slave device drive their output data on the falling edge of the clock, and latch data from the other device on the rising edge of the clock. Unlike the full-duplex transmission of the other two frame formats, the National Semiconductor MICROWIRE format utilizes a master-slave messaging technique that operates in half-duplex. When a frame begins in this mode,

an 8-bit control message is transmitted to the off-chip slave. During this transmission no incoming data is received by the SSP. After the message has been sent, the external slave device decodes the message. After waiting one serial clock period after the last bit of the 8-bit control message was received it responds by returning the requested data. The returned data can be 4 to 16 bits in length, making the total frame length between 13 to 25 bits. See Figure 24 and Figure 25.




Figure 24. MICROWIRE Frame Format (Single Transfer)




Figure 25. MICROWIRE Frame Format (Continuous Transfers)

PC Card (PCMCIA) Waveforms

Figure 26 shows the waveforms and timing for a PCMCIA Read Transfer, Figure 27 shows the waveforms and timing for a PCMCIA Write Transfer.




Figure 26. PCMCIA Read Transfer




Figure 27. PCMCIA Write Transfer




Figure 28. PCMCIA Precharge, Access, and Hold Waveform

MMC Interface Waveform

Figure 29 shows the waveforms and timing for an MMC command or data Read and Write.

AC97 Interface Waveform

Figure 30 shows the waveforms and timing for the AC97 interface Data Setup and Hold.




Figure 29. MMC Command/Data Read and Write Timing




Figure 30. AC97 Data Setup and Hold

Audio Codec Interface Waveforms

Figure 31 and Figure 32 show the timing for the ACI. Transmit data is clocked on the rising edge of ACBITCLK (whether transmitted by the LH7A400 ACI

or by the external codec chip); receive data is clocked on the falling edge. This allows full-speed, full duplex operation.




Figure 31. ACI Signal Timing




Figure 32. ACI Data stream

Clock and State Controller (CSC) Waveforms

Figure 33 shows the behavior of the LH7A400 when coming out of Reset or Power On. Figure 34 shows external reset timing, and Table 12 gives the timing parameters. Figure 35 depicts signal timing following a Reset. On transition from Standby to Run (including a Cold Boot), the Wakeup pin must not be asserted for 2 seconds after assertion of nPOR to allow time for sampling BATOK and nEXTPWR. The delay prevents a false 'battery good' indication caused by alkaline battery recovery that can immediately follow a battery-low switch off. The battery

sampling takes place on the rising edge of the 1 Hz clock. This clock is derived from the 32.768 kHz oscillator. The WAKEUP pin can be pulsed, but at least one edge must follow the 2 second delay to be recognized. For more information, see the application note "Implementing Auto-Wakeup on the LH7A4xx Series Devices" at www.sharpsma.com.

Figure 36 shows the recommended components for the SHARP LH7A400 32.768 kHz external oscillator circuit. Figure 37 shows the same for the 14.7456 MHz external oscillator circuit. In both figures, the NAND gate represents the internal logic of the chip.

PARAMETER	DESCRIPTION	MIN.	MAX.	UNIT
tOSC32	32.768 kHz Oscillator Stabilization Time after Power On*		550	ms
tOSC14	14.7456 MHz Oscillator Stabilization Time after Wake UP		4	ms
tPLLL	Phase Locked Loop Lockup Time		250	μS
tURESET/tPWRFL	nURESET/nPWRFL Pulse Width (once sampled LOW)	2		System Clock Cycles

NOTE: *VDDC = VDDCmin




Figure 33. Oscillator Start-up




Figure 34. External Reset




Figure 35. Signal Timing After Reset





Figure 36. 32.768 kHz External Oscillator Components and Schematic



- Y1 is a parallel-resonant type crystal. (See table)
 The nominal values for C1 and C2 shown are for
- a crystal specified at 18 pF load capacitance (CL).

 3. The values for C1 and C2 are dependent upon the cystal's specified load capacitance and PCB stray capacitance.
- 4. R1 must be in the circuit.
- 5. Ground connections should be short and return to the ground plane which is connected to the processor's core ground pins. 6. Tolerance for R1, C1, C2 is \leq 5%.

PARAMETER	DESCRIPTION		
14.7456 MHz Crystal	(AT-Cut) Parallel Mode		
Tolerance	±50 ppm		
Stability	±100 ppm		
Aging	±5 ppm		
Load Capacitance	18 pF		
ESR (MAX.)	40 Ω		
Drive Level	100 μW (MAX.)		
Recommended Part	MTRON SX2050 or equivalent		

LH7A400-188

Figure 37. 14.7456 MHz External Oscillator Components and Schematic

Operating Temperature and Noise Immunity

The junction temperature, Tj, is the operating temperature of the transistors in the integrated circuit. The switching speed of the CMOS circuitry within the SoC depends partly on Tj, and the lower the operating temperature, the faster the CMOS circuits will switch. Increased switching noise generated by faster switching circuits could affect the overall system stability. The amount of switching noise is directly affected by the application executed on the SoC.

SHARP recommends that users implementing a system to meet industrial temperature standards should use an external oscillator rather than a crystal to drive the system clock input of the System-on-Chip. This change from crystal to oscillator will increase the robustness (ie, noise immunity of the clock input to the SoC.

Printed Circuit Board Layout Practices LH7A400 POWER SUPPLY DECOUPLING

The LH7A400 has separate power and ground pins for different internal circuitry sections. The VDD and VSS pins supply power to I/O buffers, while VDDC and VSSC supply power to the core logic, and VDDA/VSSA supply analog power to the PLLs.

Each of the VDD and VDDC pins must be provided with a low impedance path to the corresponding board power supply. Likewise, the VSS, VSSA, and VSSC pins must be provided with a low impedance path to the board ground.

Each power supply must be decoupled to ground using at least one 0.1 μ F high frequency capacitor located as close as possible to a VDDx, VSSx pin pair on each of the four sides of the chip. If room on the circuit board allows, add one 0.01 μ F high frequency capacitor near each VDDx, VSSx pair on the chip.

To be effective, the capacitor leads and associated circuit board traces connecting to the chip VDDx, VSSx pins must be kept to less than half an inch (12.7 mm) per capacitor lead. There must be one bulk 10 μF capacitor for each power supply placed near one side of the chip.

RECOMMENDED PLL, VDDA, VSSA FILTER

The VDDA pins supply power to the chip PLL circuitry. VSSA is the ground return path for the PLL circuit. SHARP recommends a low-pass filter attached as shown in Figure 38. The values of the inductor and capacitors are not critical. The low-pass filter prevents high frequency noise from adversely affecting the PLL circuits. The distance from the IC pin to the high frequency capacitor should be as short as possible.




Figure 38. VDDA, VSSA Filter Circuit

UNUSED INPUT SIGNAL CONDITIONING

Floating input signals can cause excessive power consumption. Unused inputs without internal pull-up or pull-down resistors should be pulled up or down externally, to tie the signal to its inactive state. 33 K Ω or less is recommended.

Some GPIO signals default to inputs. If the pins that carry these signals are unused, software can program these signals as outputs, eliminating the need for pullups or pull-downs. Power consumption may be higher than expected until software completes programming the GPIO. Some LH7A400 inputs have internal pullups or pull-downs. If unused, these inputs do not require external conditioning.

OTHER CIRCUIT BOARD LAYOUT PRACTICES

All outputs have fast rise and fall times. Printed circuit trace interconnection length must therefore be reduced to minimize overshoot, undershoot and reflections caused by transmission line effects of these fast output switching times. This recommendation particularly applies to the address and data buses.

When considering capacitance, calculations must consider all device loads and capacitances due to the circuit board traces. Capacitance due to the traces will depend upon a number of factors, including the trace width, dielectric material the circuit board is made from and proximity to ground and power planes.

Attention to power supply decoupling and printed circuit board layout becomes more critical in systems with higher capacitive loads. As these capacitive loads increase, transient currents in the power supply and ground return paths also increase.

PACKAGE SPECIFICATIONS




Figure 39. 256-Ball PBGA Package Specification




Figure 40. 256-Ball CABGA Package Specification




Figure 41. 256-Ball PBGA Package PCB Footprint




Figure 42. 256-Ball CABGA Package PCB Footprint

LEAD FREE SPECIFICATIONS

SHARP began making lead-free packaging available on all parts in January 2005. Here are the material specifications and, shown in Figure 43, how to read the shipping label.

Table 13. Lead-Free Composition

PARAMETER	SPECIFICATION
Lead finish	Bismuth-Tin plating
Lead material	42 Alloy




Figure 43. Lead-Free Shipping Label

CONTENT REVISIONS

This document contains the following changes to content, causing it to differ from previous versions.

Table 14. Record of Revisions

DATE	PAGE NO.	PARAGRAPH OR ILLUSTRATION	SUMMARY OF CHANGES				
	1	Features	256-ball CABGA package added				
	3-11	Table 1	CABGA Pins added; VDDA1/VDDA2 combined to VDDA; VSSA1/VSSA2 combined to VSSA				
	12	Table 3	Signal ordering corrected				
	12-18	Table 4	Table title added to differentiate between PBGA and CABGA packages				
	18-24	Table 5	CABGA numerical pin list table added				
8-19-2003	39	Figure 7 and Figure 8	'CSx' added to figures				
	41-42	Figures 11 and 12	PCDIR signal corrected in PCMCIA timing diagrams				
	44	Table 10 and Figure 16	tOSC14 added to both table and figure; XTAL14 added to figure; tPLLL added to table				
	45-47	Figures 19-21 and Print- ed Circuit Board Layout Practices	Figures and text added				
	49	Figure 23	Figure added for CABGA package				
	1	Text	Corrected minor text errors; added separate Commercial and Industrial temperature specification.				
	2	Figure 1	Updated to show ALI Interface				
11-15-03	34	'Recommended Operating Conditions'	Broke out 'Commercial' and 'Industrial' speed ranges.				
	38	Table 11	Minor corrections to type.				
	38	Table 11	Added ACI timing.				
	58	Figure 39	PBGA package drawing added.				
0.04.04	11	Table 1	Changed names of BOOTWIDTH0 and BOOTWIDTH1 to WIDTH0 and WIDTH1 for consistency with other Sharp SoCs.				
6-21-04	57	Figure 38; text	Revised text and drawing to indicate that the VSSA pin must be grounded				
	54	Table 12	Added table.				
	ALL		Rolled revision to Version 1.0				
	1	Text	Run current corrected to 125 mA and Halt to 25 mA				
	34	Table 8, Figure 6	Added table and accompanying graph for speed/temperature/voltage				
	35	'DC Specifications'	Added IRUN, IHALT, and ISTANDBY; corrected IIN.				
12-07-04	36	Table 9	Corrected values in Table 9.				
	38	Table 11	Changed Asynchronous Memory timing to match SRAM datasheet parameter naming conventions. Corrected Synchronous Memory times; added synchronous memory Address Hold time.				
	40-43	Figure 8 - Figure 11	Changed Asynchronous Memory timing diagrams to match renamed parameters.				
	50	Figure 26	Corrected figure: corrected PCDIR de-assertion and added tOHPCD callout.				
	55	Text and Figure 35	Clarification made to timing for cold boot power-on sequence.				

Table 14. Record of Revisions

DATE	PAGE NO.	PARAGRAPH OR ILLUSTRATION	SUMMARY OF CHANGES			
	1	'Features'	Corrected USB Compliance to 'USB Device (USB 2.0, Full Speed)'.			
	27	Text	Corrected to support only little-endian operations.			
	33	Absolute Maximum Ratings	Added '5 V Tolerant Digital Input Voltage'.			
	35	'DC Specifications'	Added IIN without pullup resistors.			
	37	'Power Supply Sequencing'	Added paragraph to specify power supply sequencing parameters.			
	38	Table 11	Corrected SSP, MMC, Audio Codec, and nCAS/nRAS/nSWE/nSCS Hold timing values.			
	42	Figure 10	Corrected diagram for parameter tOH.			
	46-49	Figure 16 - Figure 25	Added SSP timing diagrams.			
	51	Figure 28	Added PC Card figure defining Precharge, Access, and Hold timing.			
9-12-05	52	Figure 29	Timing diagram for MMC clarified.			
	54	Figure 33	Corrected timing diagram.			
	55	Figure 35	Corrected timing diagram.			
	57	Operating Temperature and Noise Immunity	Added section.			
	60	Figure 41	Added peakage feathrint drawings			
	61	Figure 42	Added package footprint drawings.			
	62	Figure 43	Added Lead-Free packing label drawing plus lead finish and lead material information.			
	_	Throughout	Replaced LH7A400N0B076xx and LH7A400N0E076xx with LH7A400N0F076xx and LH7A400N0G076xx (RoHS compliant).			
	_	Throughout	Added specifications for 250 MHz version.			
	_	Throughout	Rolled version number to 1.1.			
	1	Table 1	Added Industrial parameters for '076' parts.			
	3	Table 2	Corrected WIDTH0 and WIDTH1, showing no internal pullup resistors			
	3	Functional Pin List	Corrected Reset and Standby values for SSPFRM and SSPCLK			
	10	Notes	Added 'The internal pullup and pulldown resistance on all digital I/O pins is $50 \text{K}\Omega$ ' to Notes			
	12	256-Ball PBGA Pack- age Numerical Pin List	Corrected Standby values for SSPFRM and SSPCLK			
2-00-06	18	256-Ball CABGA Package Numerical Pin List	Corrected Standby values for SSPFRM and SSPCLK			
	33	Recommended Operat- ing Conditions	Added Industrial parameters for '076' parts. Added voltage specification for XTALIN. Changed footnote 1 to 'Core Voltage should never exceed I/O Voltage after initial power up. See "Power Supply Sequencing" on page 37."			
	35	DC/AC Specifications	Removed "commercial" from description.			
	38	Table 11	tOHD added to SDRAM specifications; corrected SSPFRM and SSPCLK to Outputs and added values for clock period.			
	_	Throughout	Rolled version number to 1.2.			

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057

Head Office:

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe
Division of Sharp Electronics (Europe) GmbH
Sonninstrasse 3
20097 Hamburg, Germany
Phone: (49) 40-2376-2286
Fax: (49) 40-2376-2232
www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819

HONG KONG

Fax: (86) 755-3273735

SHARP-ROXY (Hong Kong) Ltd.
3rd Business Division,
17/F, Admiralty Centre, Tower 1
18 Harcourt Road, Hong Kong
Phone: (852) 28229311
Fax: (852) 28660779
www.sharp.com.hk
Shenzhen Representative Office:
Room 13B1, Tower C,
Electronics Science & Technology Building
Shen Nan Zhong Road
Shenzhen, P.R. China
Phone: (86) 755-3273731