

# www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

# Jameco Part Number 698533




# 5V, 16 Kbit (2Kb x 8) ZEROPOWER® SRAM

## **FEATURES SUMMARY**

- INTEGRATED, ULTRA LOW POWER SRAM and POWER-FAIL CONTROL CIRCUIT
- **UNLIMITED WRITE CYCLES**
- READ CYCLE TIME EQUALS WRITE CYCLE TIME
- AUTOMATIC POWER-FAIL CHIP **DESELECT and WRITE PROTECTION**
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48Z02:  $V_{CC} = 4.75$  to 5.5V;  $4.5V \le V_{PFD} \le 4.75V$
  - M48Z12:  $V_{CC} = 4.5$  to 5.5V;  $4.2V \le V_{PFD} \le 4.5V$
- SELF-CONTAINED BATTERY IN THE CAPHAT™ DIP PACKAGE
- PIN and FUNCTION COMPATIBLE WITH JEDEC STANDARD 2K x 8 SRAMs
- **RoHS COMPLIANCE** Lead-free components are compliant with the RoHS Directive.

Figure 1. 24-pin CAPHAT, DIP Package



# **TABLE OF CONTENTS**

FEATURES SUMMARY	1
Figure 1. 24-pin CAPHAT, DIP Package	1
SUMMARY DESCRIPTION	4
Figure 2. Logic Diagram	4
Table 1. Signal Names	4
Figure 3. DIP Connections	4
Figure 4. Block Diagram	5
OPERATION MODES	5
Table 2. Operating Modes	5
READ Mode	6
Figure 5. READ Mode AC Waveforms	6
Table 3. READ Mode AC Characteristics	6
WRITE Mode	7
Figure 6. WRITE Enable Controlled, WRITE AC Waveform	7
Figure 7. Chip Enable Controlled, WRITE AC Waveforms	7
Table 4. WRITE Mode AC Characteristics	8
Data Retention Mode	9
Figure 8. Checking the BOK Flag Status	9
V <sub>CC</sub> Noise and Negative Going Transients	10
Figure 9. Supply Voltage Protection	10
MAXIMUM RATING	11
Table 5. Absolute Maximum Ratings	11
DC AND AC PARAMETERS	12
Table 6. Operating and AC Measurement Conditions	12
Figure 10.AC Testing Load Circuit	
Table 7. Capacitance	12
Table 8. DC Characteristics	13
Figure 11.Power Down/Up Mode AC Waveforms	14
Table 9. Power Down/Up AC Characteristics	14
Table 10. Power Down/Up Trip Points DC Characteristics	
PACKAGE MECHANICAL INFORMATION	15
Figure 12.PCDIP24 – 24-pin Plastic DIP, Battery CAPHAT™, Package Outline	15
Table 11. PCDIP24 – 24-pin Plastic DIP, Battery CAPHAT™, Package Mechanical Data	
PART NUMBERING	16
Table 12. Ordering Information Scheme	16
REVISION HISTORY	17

					_	
<b>M4</b>	87	์ กว	М	48	71	1



## **SUMMARY DESCRIPTION**

The M48Z02/12 ZEROPOWER<sup>®</sup> RAM is a 2K x 8 non-volatile static RAM which is pin and functional compatible with the DS1220.


A special 24-pin, 600mil DIP CAPHAT™ package houses the M48Z02/12 silicon with a long life lithium button cell to form a highly integrated battery backed-up memory solution.

The M48Z02/12 button cell has sufficient capacity and storage life to maintain data functionality for an accumulated time period of at least 10 years in

the absence of power over commercial operating temperature range.

The M48Z02/12 is a non-volatile pin and function equivalent to any JEDEC standard 2K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.


Figure 2. Logic Diagram



**Table 1. Signal Names** 


A0-A10	Address Inputs			
DQ0-DQ7 Data Inputs / Outputs				
Ē	Chip Enable			
G	Output Enable			
W	WRITE Enable			
Vcc	Supply Voltage			
V <sub>SS</sub>	Ground			

Figure 3. DIP Connections



47/

Figure 4. Block Diagram



## **OPERATION MODES**

The M48Z02/12 also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of

data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data operation until valid power returns.

**Table 2. Operating Modes** 

Mode	Vcc	Ē	G	W	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
WRITE	4.75 to 5.5V	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	or 4.5 to 5.5V	VIL	VIL	VIH	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	High Z	Battery Back-up Mode

Note:  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery Back-up Switchover Voltage.$ 

1. See Table 10., page 14 for details.


#### **READ Mode**

The M48Z02/12 is in the READ Mode whenever  $\overline{W}$  (WRITE Enable) is high and  $\overline{E}$  (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs defines which one of the 2,048 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be

available after the latter of the Chip Enable Access time ( $t_{\text{ELQV}}$ ) or Output Enable Access time ( $t_{\text{GLQV}}$ ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next Address Access.

Figure 5. READ Mode AC Waveforms



Note: WRITE Enable  $(\overline{W})$  = High.

Table 3. READ Mode AC Characteristics

	Parameter <sup>(1)</sup>		M48Z02/M48Z12					
Symbol		-	-70		-150		-200	
		Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	READ Cycle Time	70		150		200		ns
t <sub>AVQV</sub>	Address Valid to Output Valid		70		150		200	ns
t <sub>ELQV</sub>	Chip Enable Low to Output Valid		70		150		200	ns
t <sub>GLQV</sub>	Output Enable Low to Output Valid		35		75		80	ns
t <sub>ELQX</sub>	Chip Enable Low to Output Transition	5		10		10		ns
t <sub>GLQX</sub>	Output Enable Low to Output Transition	5		5		5		ns
t <sub>EHQZ</sub>	Chip Enable High to Output Hi-Z		25		35		40	ns
tghqz	Output Enable High to Output Hi-Z		25		35		40	ns
t <sub>AXQX</sub>	Address Transition to Output Transition	10		5		5		ns

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>CC</sub> = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).

#### **WRITE Mode**

The M48Z02/12 is in the WRITE Mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from Chip Enable or  $t_{WHAX}$  from WRITE Enable prior to the initiation of anoth-

er READ or WRITE cycle. Data-in must be valid  $t_{D-VWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

Figure 6. WRITE Enable Controlled, WRITE AC Waveform





Figure 7. Chip Enable Controlled, WRITE AC Waveforms



**Table 4. WRITE Mode AC Characteristics** 

		M48Z02/M48Z12						
Symbol	Parameter <sup>(1)</sup>		-70		50	-200		Unit
		Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE Cycle Time	70		150		200		ns
t <sub>AVWL</sub>	Address Valid to WRITE Enable Low	0		0		0		ns
t <sub>AVEL</sub>	Address Valid to Chip Enable 1 Low	0		0		0		ns
t <sub>WLWH</sub>	WRITE Enable Pulse Width	50		90		120		ns
tELEH	Chip Enable Low to Chip Enable 1 High	55		90		120		ns
t <sub>WHAX</sub>	WRITE Enable High to Address Transition	0		10		10		ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	0		10		10		ns
t <sub>DVWH</sub>	Input Valid to WRITE Enable High	30		40		60		ns
t <sub>DVEH</sub>	Input Valid to Chip Enable High	30		40		60		ns
t <sub>WHDX</sub>	WRITE Enable High to Input Transition	5		5		5		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	5		5		5		ns
t <sub>WLQZ</sub>	WRITE Enable Low to Output Hi-Z		25		50		60	ns
t <sub>AVWH</sub>	Address Valid to WRITE Enable High	60		120		140		ns
t <sub>AVEH</sub>	Address Valid to Chip Enable High	60		120		140		ns
t <sub>WHQX</sub>	WRITE Enable High to Output Transition	5		10		10		ns

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}$ C or -40 to  $85^{\circ}$ C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

#### **Data Retention Mode**


With valid  $V_{CC}$  applied, the M48Z02/12 operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}$  (max),  $V_{PFD}$  (min) window. All outputs become high impedance, and all inputs are treated as "don't care."

**Note:** A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$ . The M48Z02/12 may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

The power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the battery when  $V_{CC}$  rises above  $V_{SO}$ . As  $V_{CC}$  rises, the battery voltage is checked. If the voltage is too low, an internal Battery Not OK ( $\overline{BOK}$ ) flag will be set. The  $\overline{BOK}$  flag can be checked after power up. If the  $\overline{BOK}$  flag is set, the first WRITE attempted will be blocked. The flag is automatically cleared after the first WRITE, and normal RAM operation resumes. Figure 8. illustrates how a  $\overline{BOK}$  check routine could be structured.

For more information on a Battery Storage Life refer to the Application Note AN1012.

Figure 8. Checking the BOK Flag Status




#### **V<sub>CC</sub>** Noise and Negative Going Transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 9.) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 9. Supply Voltage Protection



## **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 5. Absolute Maximum Ratings** 

Symbol	Parameter			Unit
T <sub>A</sub>	Ambient Operating Temperature	Grade 1	0 to 70	°C
'A	Anibient Operating Temperature	Grade 6	-40 to 85	
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)	-40 to 85	°C	
T <sub>SLD</sub> <sup>(1)</sup>	Lead Solder Temperature for 10 seconds	260	°C	
V <sub>IO</sub>	Input or Output Voltages			V
V <sub>CC</sub>	Supply Voltage			V
Io	Output Current			mA
PD	Power Dissipation		1	W

Note: 1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). **CAUTION:** Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode.

## DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 6. Operating and AC Measurement Conditions** 

Parameter		M48Z02	M48Z12	Unit
Supply Voltage (V <sub>CC</sub> )		4.75 to 5.5	4.5 to 5.5	V
Ambient Operating Temperature (T <sub>A</sub> )	Grade 1	0 to 70	0 to 70	°C
Ambient Operating Temperature (TA)	Grade 6	-	-40 to 85	°C
Load Capacitance (C <sub>L</sub> )		100	100	pF
Input Rise and Fall Times		≤ 5	≤ 5	ns
Input Pulse Voltages		0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages		1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 10. AC Testing Load Circuit




Table 7. Capacitance

Symbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 5V. Sampled only, not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.

4


**Table 8. DC Characteristics** 

Symbol	Parameter	Test Condition <sup>(1)</sup>	Min	Max	Unit
lLI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub> <sup>(2)</sup>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±1	μA
Icc	Supply Current	Outputs open		80	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		3	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
VIL	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to 70°C or -40 to 85°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

<sup>2.</sup> Outputs deselected.

Figure 11. Power Down/Up Mode AC Waveforms



Note: Inputs may or may not be recognized at this time. Caution should be taken to keep  $\overline{E}$  high as  $V_{CC}$  rises past  $V_{PFD}$  (min). Some systems may perform inadvertent WRITE cycles after  $V_{CC}$  rises above  $V_{PFD}$  (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system is running.

Table 9. Power Down/Up AC Characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>PD</sub>	Ē or ₩ at V <sub>IH</sub> before Power Down	0		μs
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	0		μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1		μs
t <sub>REC</sub>	Ē or ₩ at V <sub>IH</sub> after Power Up	2		ms

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to 70°C or -40 to 85°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter <sup>(1,2)</sup>		Min	Тур	Max	Unit
\/n=n	V <sub>PFD</sub> Power-fail Deselect Voltage —	M48Z02	4.5	4.6	4.75	V
VPFD		M48Z12	4.2	4.3	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage			3.0		V
t <sub>DR</sub> <sup>(3)</sup>	Expected Data Retention Time		10			YEARS

Note: 1. All voltages referenced to  $V_{SS}$ .

2. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>CC</sub> = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).

3. At 25°C, V<sub>CC</sub> = 0V.


**/** 

V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

<sup>3.</sup> V<sub>PFD</sub> (min) to V<sub>SS</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

# **PACKAGE MECHANICAL INFORMATION**

Figure 12. PCDIP24 - 24-pin Plastic DIP, Battery CAPHAT™, Package Outline




Note: Drawing is not to scale.

Table 11. PCDIP24 – 24-pin Plastic DIP, Battery CAPHAT™, Package Mechanical Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		34.29	34.80		1.350	1.370
E		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		25.15	30.73		0.990	1.210
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		24	•		24	•

## **PART NUMBERING**

# **Table 12. Ordering Information Scheme**



blank = ECOPACK Package, Tubes

TR = ECOPACK Package, Tape & Reel

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest you.

47/

# **REVISION HISTORY**

**Table 13. Document Revision History** 

Date	Rev. #	Revision Details	
May 1999	1.0	First issue	
09-Jul-01	2.0	Reformatted; Temperature information added to tables (Table 5, 6, 7, 8, 3, 4, 9, 10); Figure updated (Figure 11)	
17-Dec-01	2.1	Remove references to "clock" in document	
20-May-02	2.2	Updated V <sub>CC</sub> Noise and Negative Going Transients text	
01-Apr-03	3.0	v2.2 template applied; test condition updated (Table 10)	
22-Apr-03	3.1	Fix error in Ordering Information (Table 12)	
12-Dec-05	4.0	Update template, Lead-free text, and remove references to 'crystal' and footnote (Table 8, 12)	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

