


Automotive 8-bit MCU, with up to 8 Kbytes Flash, 1 Kbyte RAM, 640 bytes EEPROM, 10-bit ADC, 3 timers, LINUART, SPI, I²C, 3 to 5.5 V

Datasheet – Production data



Features

Core

- 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline
- Extended instruction set

Memories

- Program memory: 8 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycles
- Data memory: 640 bytes true data EEPROM; endurance 300 kcycles
- RAM: 1 Kbytes

Clock, reset and supply management

- 3 to 5.5 V operating voltage
- Flexible clock control, 4 master clock sources:
 - Low power crystal resonator oscillator
 - External clock input
 - Internal, user-trimmable 16 MHz RC
 - Internal low power 128 kHz RC
- Clock security system with clock monitor
- Power management:
 - Low power modes (wait, active-halt, halt)
 - Switch-off peripheral clocks individually
- Permanently active, low consumption power-on and power-down reset

Interrupt management

- Nested interrupt controller with 32 interrupts
- Up to 28 external interrupts on 7 vectors

Timers

- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
- 16-bit general purpose timer, with 3 CAPCOM channels (IC, OC or PWM)
- 8-bit basic timer with 8-bit prescaler
- Auto wakeup timer
- Window and independent watchdog timers

Communications interfaces

- LINUART, LIN 2.1 compliant, master mode and slave mode with automatic resynchronization
- SPI interface up to 8 Mbit/s
- I²C interface up to 400 Kbit/s

Analog to digital converter (ADC)

- 10-bit, ± 1 LSB ADC with up to 7 muxed channels + 1 internal channel, scan mode and analog watchdog
- Internal reference voltage measurement

I/Os

- Up to 28 I/Os on a 32-pin package including 21 high sink outputs
- Highly robust I/O design, immune against current injection

Development support

- Embedded single wire interface module (SWIM) for fast on-chip programming and non intrusive debugging

Operating temperature up to 150 °C.

Qualification conforms to AEC-Q100.

Contents

1	Introduction	8
2	Description.....	9
3	Block diagram.....	10
4	Product overview	11
4.1	Central processing unit STM8	11
4.2	Single wire interface module (SWIM) and debug module (DM)	11
4.3	Interrupt controller	12
4.4	Flash program and data EEPROM memory.....	12
4.5	Clock controller	13
4.6	Power management	14
4.7	Watchdog timers	14
4.8	Auto wakeup counter	15
4.9	Beeper	15
4.10	TIM1 - 16-bit advanced control timer.....	15
4.11	TIM5 - 16-bit general purpose timer	16
4.12	TIM6 - 8-bit basic timer	16
4.13	Analog-to-digital converter (ADC1)	16
	Internal bandgap reference voltage.....	17
	Channel AIN7 is internally connected to the internal bandgap reference voltage. The internal bandgap reference is constant and can be used, for example, to monitor VDD. It is independent of variations in VDD and ambient temperature TA.	17
4.14	Communication interfaces.....	17
4.14.1	LINUART	17
4.14.2	SPI	18
4.14.3	I ² C	18
5	Pinout and pin description	19
5.1	STM8AF6223 TSSOP20 pinout	19
5.2	STM8AF6223PxAx TSSOP20 pinout.....	20
5.3	TSSOP20 pin description	20
5.4	STM8AF6226T LQFP32 pinout.....	24
5.5	LQFP32 pin description.....	24

5.6	Alternate function remapping	27
6	Memory and register map	28
6.1	Memory map	28
6.2	Register map	29
6.2.1	I/O port hardware register map	29
6.2.2	General hardware register map	30
6.2.3	CPU/SWIM/debug module/interrupt controller registers	36
7	Interrupt vector mapping	38
8	Option bytes	39
8.1	STM8AF6226T/STM8AF6223 alternate function remapping bits	41
9	Electrical characteristics	46
9.1	Parameter conditions	46
9.1.1	Minimum and maximum values	46
9.1.2	Typical values	46
9.1.3	Typical curves	46
9.1.4	Loading capacitor	46
9.1.5	Pin input voltage	47
9.2	Absolute maximum ratings	47
9.3	Operating conditions	49
9.3.1	VCAP external capacitor	50
9.3.2	Supply current characteristics	51
9.3.3	External clock sources and timing characteristics	60
9.3.4	Internal clock sources and timing characteristics	62
9.3.5	Memory characteristics	63
9.3.6	I/O port pin characteristics	65
9.3.7	Reset pin characteristics	73
9.3.8	SPI serial peripheral interface	75
9.3.9	I2C interface characteristics	78
9.3.10	10-bit ADC characteristics	79
9.3.11	EMC characteristics	82
10	Package information	86
10.1	32-pin LQFP package mechanical data	86
10.2	20-pin TSSOP package mechanical data	87
11	Thermal characteristics	89
11.1	Reference document	89

11.2	Selecting the product temperature range	89
12	Ordering information.....	91
13	STM8 development tools	92
13.1	Emulation and in-circuit debugging tools.....	92
13.2	Software tools	92
13.2.1	STM8 toolset	92
13.2.2	C and assembly toolchains	93
13.3	Programming tools	93
14	Revision history	94

List of tables

Table 1: STM8AF6223/STM8AF6226T	9
Table 2: Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	14
Table 3: TIM timer features.....	16
Table 4: Communication peripheral naming correspondence	17
Table 5: Legend/abbreviations for pinout tables.....	19
Table 6: STM8AF6223 TSSOP20 pin description	20
Table 7: STM8AF6223PxAx TSSOP20 pin description.....	22
Table 8: LQFP32 pin description	24
Table 9: I/O port hardware register map.....	29
Table 10: General hardware register map	30
Table 11: CPU/SWIM/debug module/interrupt controller registers	36
Table 12: Interrupt mapping.....	38
Table 13: Option bytes.....	39
Table 14: Option byte description	40
Table 15: STM8AF6226T alternate function remapping bits [7:2] for 32-pin packages	41
Table 16: STM8AF6223 alternate function remapping bits [7:2] for 20-pin packages	42
Table 17: STM8AF6223PxAx alternate function remapping bits [7:2] for 20-pin packages.....	43
Table 18: STM8AF6226T alternate function remapping bits [1:0] for 32-pin packages	43
Table 19: STM8AF6223 alternate function remapping bits [1:0] for 20-pin packages	44
Table 20: STM8AF6223PxAx alternate function remapping bits [1:0] for 20-pin packages.....	45
Table 21: Voltage characteristics.....	47
Table 22: Current characteristics.....	47
Table 23: Thermal characteristics.....	48
Table 24: Operating lifetime (OLF)	48
Table 25: General operating conditions.....	49
Table 26: Operating conditions at power-up/power-down	50
Table 27: Total current consumption with code execution in run mode at VDD = 5 V	51
Table 28: Total current consumption with code execution in run mode at VDD = 3.3 V	52
Table 29: Total current consumption in wait mode at VDD = 5 V.....	53
Table 30: Total current consumption in wait mode at VDD = 3.3 V.....	53
Table 31: Total current consumption in active halt mode at VDD = 5 V	54
Table 32: Total current consumption in active halt mode at VDD = 3.3 V	55
Table 33: Total current consumption in halt mode at VDD = 5 V	55
Table 34: Total current consumption in halt mode at VDD = 3.3 V	56
Table 35: Wakeup times	56
Table 36: Total current consumption and timing in forced reset state.....	57
Table 37: Peripheral current consumption.....	57
Table 38: HSE user external clock characteristics	60
Table 39: HSE oscillator characteristics	61
Table 40: HSI oscillator characteristics.....	62
Table 41: LSI oscillator characteristics	63
Table 42: RAM and hardware registers	63
Table 43: Flash program memory/data EEPROM memory.....	64
Table 44: Flash program memory.....	64
Table 45: Data memory	64
Table 46: I/O static characteristics.....	65
Table 47: Output driving current (standard ports).....	67
Table 48: Output driving current (true open drain ports)	67
Table 49: Output driving current (high sink ports)	68
Table 50: NRST pin characteristics	73
Table 51: SPI characteristics	76
Table 52: I2C characteristics	78
Table 53: ADC characteristics	79

Table 54: ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, $V_{DD} = 5\text{ V}$	80
Table 55: ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$ R_{AIN} , $V_{DD} = 3.3\text{ V}$	81
Table 56: EMS data	83
Table 57: EMI data.....	83
Table 58: ESD absolute maximum ratings	84
Table 59: Electrical sensitivities	84
Table 60: 32-pin low profile quad flat package mechanical data.....	86
Table 61: 20-pin, 4.40 mm body, 0.65 mm pitch mechanical data	87
Table 62: Thermal characteristics.....	89
Table 63: Document revision history	94

List of figures

Figure 1: Block diagram	10
Figure 2: Flash memory organization	13
Figure 3: STM8AF6223 TSSOP20 pinout	19
Figure 4: STM8AF6223PxAx TSSOP20 pinout	20
Figure 5: STM8AF6226T LQFP32 pinout	24
Figure 6: Memory map	28
Figure 7: Pin loading conditions	46
Figure 8: Pin input voltage	47
Figure 9: fCPU _{max} versus VDD	50
Figure 10: External capacitor CEXT	50
Figure 11: Typ IDD(RUN) vs. VDD HSE user external clock, fCPU = 16 MHz	58
Figure 12: Typ IDD(RUN) vs. fCPU HSE user external clock, VDD = 5 V	58
Figure 13: Typ IDD(RUN) vs. VDD HSI RC osc, fCPU = 16 MHz	59
Figure 14: Typ IDD(WFI) vs. VDD HSE user external clock, fCPU = 16 MHz	59
Figure 15: Typ IDD(WFI) vs. fCPU HSE user external clock, VDD = 5 V	59
Figure 16: Typ IDD(WFI) vs. VDD HSI RC osc, fCPU = 16 MHz	60
Figure 17: HSE external clock source	60
Figure 18: HSE oscillator circuit diagram	62
Figure 19: Typical VIL and VIH vs VDD @ 4 temperatures	66
Figure 20: Typical pull-up resistance vs VDD @ 4 temperatures	66
Figure 21: Typical pull-up current vs VDD @ 4 temperatures	67
Figure 22: Typ. VOL @ VDD = 5 V (standard ports)	68
Figure 23: Typ. VOL @ VDD = 3.3 V (standard ports)	69
Figure 24: Typ. VOL @ VDD = 5 V (true open drain ports)	69
Figure 25: Typ. VOL @ VDD = 3.3 V (true open drain ports)	70
Figure 26: Typ. VOL @ VDD = 5 V (high sink ports)	70
Figure 27: Typ. VOL @ VDD = 3.3 V (high sink ports)	71
Figure 28: Typ. VDD - VOH @ VDD = 5 V (standard ports)	71
Figure 29: Typ. VDD - VOH @ VDD = 3.3 V (standard ports)	72
Figure 30: Typ. VDD - VOH @ VDD = 5 V (high sink ports)	72
Figure 31: Typ. VDD - VOH @ VDD = 3.3 V (high sink ports)	73
Figure 32: Typical NRST VIL and VIH vs VDD @ 4 temperatures	74
Figure 33: Typical NRST pull-up resistance vs VDD @ 4 temperatures	74
Figure 34: Typical NRST pull-up current vs VDD @ 4 temperatures	75
Figure 35: Recommended reset pin protection	75
Figure 36: SPI timing diagram - slave mode and CPHA = 0	77
Figure 37: SPI timing diagram - slave mode and CPHA = 1	77
Figure 38: SPI timing diagram - master mode(1)	78
Figure 39: Typical application with I2C bus and timing diagram	79
Figure 40: ADC accuracy characteristics	81
Figure 41: Typical application with ADC	82
Figure 42: 32-pin low profile quad flat package (7 x 7)	86
Figure 43: 20-pin, 4.40 mm body, 0.65 mm pitch	87
Figure 44: Ordering information scheme	91

1 Introduction

This datasheet contains the description of the device features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to the STM8S and STM8AF microcontroller family reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8S and STM8AF Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

2 Description

The STM8AF6223 and STM8AF6226T 8-bit microcontrollers offer 8 Kbytes Flash program memory, plus integrated true data EEPROM. The STM8S and STM8A microcontroller family reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness, and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 kwrite/erase cycles and a high system integration level with internal clock oscillators, watchdog and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Table 1: STM8AF6223/STM8AF6226T

Device	STM8AF6226T	STM8AF6223
Pin count	32	20
Max. number of GPIOs (I/Os)	28 including 21 high sink I/O	16 including 12 high sink I/Os
Ext. interrupt pins	28	16
Timer CAPCOM channels	6 or 7 ⁽¹⁾	
Timer complementary outputs	3	1 or 2 ⁽²⁾
A/D converter channels	7	5 or 7 ⁽³⁾
Low density Flash program memory(bytes)	8K	
Data EEPROM (bytes)	640 ⁽⁴⁾	
RAM (bytes)	1K	
Peripheral set	Multipurpose timer (TIM1), SPI, I2C, , LINUART, window WDG, independent WDG, ADC, PWM timer (TIM5), 8-bit timer (TIM6)	

Notes:

⁽¹⁾There are 6 timer CAPCOM channels on 7 ADC analog input devices (STM8AF6223PxAx order codes).


⁽²⁾There are 2 timer complementary outputs on 7 ADC analog input devices (STM8AF6223PxAx order codes).

⁽³⁾7 ADC analog input devices correspond to order codes STM8AF6223PxAx.

⁽⁴⁾No read-while-write (RWW) capability.

3 Block diagram

Figure 1: Block diagram



4 Product overview

The following section intends to give an overview of the basic features of the device functional modules and peripherals.

For more detailed information please refer to the corresponding family reference manual (RM0016).

4.1 Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus - single cycle fetching for most instructions
- X and Y 16-bit index registers - enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter - 16-Mbyte linear memory space
- 16-bit stack pointer - access to a 64 K-level stack
- 8-bit condition code register - 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time in-circuit debugging and fast memory programming.

SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 bytes/ms.

Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 28 external interrupts on 7 vectors including TLI
- Trap and reset interrupts

4.4 Flash program and data EEPROM memory

- 8 Kbytes of Flash program single voltage Flash memory
- 640 bytes true data EEPROM
- User option byte area

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to the figure below.


The size of the UBC is programmable through the UBC option byte, in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: Up to 8 Kbytes minus UBC
- User-specific boot code (UBC): Configurable up to 8 Kbytes

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.

Figure 2: Flash memory organization



Read-out protection (ROP)

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

4.5 Clock controller

The clock controller distributes the system clock (f_{MASTER}) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- **Clock prescaler:** To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock sources:** Four different clock sources can be used to drive the master clock:
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
 - 16 MHz high-speed internal RC oscillator (HSI)

- 128 kHz low-speed internal RC (LSI)
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

Table 2: Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers

Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock
PCKEN17	TIM1	PCKEN13	LINUART	PCKEN27	Reserved	CKEN23	ADC
PCKEN16	TIM5	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	Reserved	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM6	PCKEN10	I ² C	PCKEN24	Reserved	PCKEN20	Reserved

4.6 Power management

For efficient power management, the application can be put in one of four different low-power modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- **Wait mode:** In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- **Active halt mode with regulator on:** In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- **Active halt mode with regulator off:** This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- **Halt mode:** In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

1. Timeout: At 16 MHz CPU clock the time-out period can be adjusted between 75 μ s up to 64 ms.
2. Refresh out of window: The downcounter is refreshed before its value is lower than the one stored in the window register.

Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 μ s to 1 s.

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals or to synchronise with TIM5 or TIM6
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM5 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM6

4.12 TIM6 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM5.

Table 3: TIM timer features

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complementary outputs	Ext. trigger	Timer synchronization/chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	Yes
TIM5	16	Any power of 2 from 1 to 32768	Up	3	0	No	
TIM6	8	Any power of 2 from 1 to 128	Up	0	0	No	

4.13 Analog-to-digital converter (ADC1)

The STM8AF6223 and STM8AF6226T products contain a 10-bit successive approximation A/D converter (ADC1) with up to 7 external and 1 internal multiplexed input channels and the following main features:

- Input voltage range: 0 to V_{DD}
- Conversion time: 14 clock cycles
- Single and continuous and buffered continuous conversion modes
- Buffer size ($n \times 10$ bits) where n = number of input channels
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Internal reference voltage on channel AIN7
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

Internal bandgap reference voltage

Channel AIN7 is internally connected to the internal bandgap reference voltage. The internal bandgap reference is constant and can be used, for example, to monitor VDD. It is independent of variations in VDD and ambient temperature TA.

4.14 Communication interfaces

The following communication interfaces are implemented:

- LINUART: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA mode, single wire mode, LIN2.1 capability
- SPI : Full and half-duplex, 8 Mbit/s
- I²C: Up to 400 Kbit/s

Some peripheral names differ between the datasheet and the STM8A/S reference manual (see [Table 4: "Communication peripheral naming correspondence"](#)).

Table 4: Communication peripheral naming correspondence

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
LINUART	UART4

4.14.1 LINUART

Main features

- One Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN mode
- Single wire half duplex mode

LIN mode

- **Master mode**
 - LIN break and delimiter generation
 - LIN break and delimiter detection with separate flag and interrupt source for read back checking.
- **Slave mode**
 - Autonomous header handling – one single interrupt per valid head
 - Mute mode to filter responses
 - Identifier parity error checking
 - LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
 - Break detection at any time, even during a byte reception
 - Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out

Asynchronous communication (UART mode)

- Full duplex communication - NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s ($f_{CPU}/16$) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz ($f_{CPU}/16$)

4.14.2 SPI

- Maximum speed: 8 Mbit/s ($f_{MASTER}/2$) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation - selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin

4.14.3 I²C

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
 - Standard speed (up to 100 kHz)
 - Fast speed (up to 400 kHz)

5 Pinout and pin description

Table 5: Legend/abbreviations for pinout tables

Type	I= Input, O = Output, S = Power supply	
Level	Input	CM = CMOS
	Output	HS = High sink
Output speed	O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset	
Port and control configuration	Input	float = floating, wpu = weak pull-up
	Output	T = True open drain, OD = Open drain, PP = Push pull
Reset state	Bold X (pin state after internal reset release). Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release.	

5.1 STM8AF6223 TSSOP20 pinout


Figure 3: STM8AF6223 TSSOP20 pinout

[LINUART_CK] TIM5_CH1/BEEP/(HS) PD4	1	○	20	PD3 (HS)/AIN4/TIM5_CH2/ADC_ETR
AIN5/LINUART_TX/(HS) PD5	2		19	PD2 (HS)/AIN3 [TIM5_CH3]
AIN6/LINUART_RX/(HS) PD6	3		18	PD1 (HS)/SWIM
NRST	4		17	PC7 (HS)/SPI_MISO [TIM1_CH2]
OSCIN/PA1	5		16	PC6 (HS)/SPI_MOSI [TIM1_CH1]
OSCOU/PA2	6		15	PC5 (HS)/SPI_SCK [TIM5_CH1]
VSS	7		14	PC4 (HS)/TIM1_CH4/CLK_CCO/AIN2 [TIM1_CH2N]
VCAP	8		13	PC3 (HS)/TIM1_CH3 [TLI][TIM1_CH1N]
VDD	9		12	PB4 (T)/I2C_SCL [ADC_ETR]
[SPI_NSS] TIM5_CH3/(HS) PA3	10		11	PB5 (T)/I2C_SDA [TIM1_BKIN]

1. (HS) high sink capability.
2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).
3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

5.2 STM8AF6223PxAx TSSOP20 pinout

Figure 4: STM8AF6223PxAx TSSOP20 pinout



1. (HS) high sink capability.
2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).
3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

5.3 TSSOP20 pin description

Table 6: STM8AF6223 TSSOP20 pin description

TSSOP	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
4	NRST	I/O		<u>X</u>						Reset		
5	PA1/ OSCIN ⁽²⁾	I/O	<u>X</u>	X	X		O1	X	X	Port A1	Resonator/crystal in	
6	PA2/ OSCOUT	I/O	<u>X</u>	X	X		O1	X	X	Port A2	Resonator/crystal out	
7	V _{SS}	S								Digital ground		
8	VCAP	S								1.8 V regulator capacitor		
9	V _{DD}	S								Digital power supply		
10	PA3/ TIM5_CH3 [SPI_NSS]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port A3	Timer 5 channel 3	SPI master/slave select [AFR1]
11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	<u>X</u>		X		O1	T ⁽³⁾		Port B5	I ² C data	Timer 1 - break input [AFR4]
12	PB4/ I2C_SCL [ADC_ETR]	I/O	<u>X</u>		X		O1			Port	I ² C clock	ADC external

TSSOP	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
								T ⁽³⁾		B4		trigger [AFR4]
13	PC3/ TIM1_CH3/[TLI][TIM1_CH1N]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7]
14	PC4/ TIM1_CH4/ CLK_CCO/AIN2/[TIM1_CH2N]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C4	Timer 1 - channel 4 /configurable clock output/ Analog input 2	Timer 1 inverted channel 2 [AFR7]
15	PC5/SPI_SCK [TIM5_CH1]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C5	SPI clock	Timer 5 channel 1 [AFR0]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C7	SPI master in/ slave out	Timer 1 channel 2 [AFR0]
18	PD1/ SWIM ⁽⁴⁾	I/O	X	<u>X</u>	X	HS	O4	X	X	Port D1	SWIM data interface	
19	PD2/AIN3 [TIM5_CH3]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D2	Analog input 3	Timer 5 - channel 3 [AFR1]
20	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	
1	PD4/ TIM5_CH1/ BEEP [LINUART_CK]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
2	PD5/ AIN5/ LINUART_TX	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D5	Analog input 5/ LINUART data transmit	
3	PD6/ AIN6/ LINUART_RX	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D6	Analog input 6/ LINUART data receive	

Notes:

⁽¹⁾I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see section "Absolute maximum ratings").

⁽²⁾When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

⁽³⁾In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented)

⁽⁴⁾The PD1 pin is in input pull-up during the reset phase and after internal reset release.

Table 7: STM8AF6223PxAx TSSOP20 pin description

TSSOP	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
4	NRST	I/O		X						Reset		
5	PA1/ OSCIN ⁽²⁾	I/O	X	X	X		O1	X	X	Port A1	Resonator/crystal in	
6	PA2/ OSCOUT	I/O	X	X	X		O1	X	X	Port A2	Resonator/crystal out	
7	V _{SS}	S								Digital ground		
8	VCAP	S								1.8 V regulator capacitor		
9	V _{DD}	S								Digital power supply		
10	PB5/ I2C_SDA [TIM1_BKIN]	I/O	X	X	X		O1	T ⁽³⁾	X	Port A5	I ² C data	Timer 1 - break input [AFR4]
11	PB4/ I2C_SCL [ADC_ETR]	I/O	X		X		O1	T ⁽³⁾		Port B4	I ² C clock	ADC external trigger [AFR4]
12	PB1/ TIM1_CH2N/ AIN1	I/O	X	X	X	HS	O3	X	X	Port B1	Timer 1 - inverted channel 2/Analog input 1	
13	PB0/ TIM1_CH1N/ AIN0	I/O	X	X	X	HS	O3	X	X	Port B0	Timer 1 - inverted channel 1/Analog input 0	
14	PC4/ TIM1_CH4/ CLK_CCO/AIN2[TIM1_CH2]	I/O	X	X	X	HS	O3	X	X	Port C4	Timer 1 - channel 4 /configurable clock output/ Analog input 2	Timer 1 channel 2 [AFR7]
15	PC5/SPI_SCK [TIM5_CH1]	I/O	X	X	X	HS	O3	X	X	Port C5	SPI clock	Timer 5 channel 1

TSSOP	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
												[AFR0]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C7	SPI master in/ slave out	Timer 1 channel 2 [AFR0]
18	PD1/ SWIM ⁽⁴⁾	I/O	X	<u>X</u>	X	HS	O4	X	X	Port D1	SWIM data interface	
19	PD2/AIN3/TLI[TIM5_CH3]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D2	Top level interrupt/ Analog input 3	Timer 52 - channel 3 [AFR1]
20	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	
1	PD4/ TIM5_CH1/ BEEP/SPI_NSS [LINUART_CK]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
2	PD5/ AIN5/ LINUART_TX	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D5	Analog input 5/ LINUART data transmit	
3	PD6/ AIN6/ LINUART_RX	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D6	Analog input 6/ LINUART data receive	

Notes:

⁽¹⁾I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see section "Absolute maximum ratings").


⁽²⁾When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

⁽³⁾In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented)

⁽⁴⁾The PD1 pin is in input pull-up during the reset phase and after internal reset release.

5.4 STM8AF6226T LQFP32 pinout

Figure 5: STM8AF6226T LQFP32 pinout



1. (HS) high sink capability.
2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).
3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

5.5 LQFP32 pin description

Table 8: LQFP32 pin description

LQFP32	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
1	NRST	I/O		<u>X</u>						Reset		
2	PA1/ OSCIN ⁽²⁾	I/O	<u>X</u>	X	X		01	X	X	Port A1	Resonator/crystal in	
3	PA2/ OSCOUT	I/O	<u>X</u>	X	X		01	X	X	Port A2	Resonator/crystal out	
4	V _{SS}	S								Digital ground		
5	VCAP	S								1.8 V regulator		

LQFP32	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
										capacitor		
6	V _{DD}	S								Digital power supply		
7	PA3/ TIM5_CH3 [SPI_NSS] [LINUART_TX]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port A3	Timer 52 channel 3	SPI master/ slave select [AFR1]/ LINUART data transmit [AFR1:0]
8	PF4 [LINUART_RX]	I/O	<u>X</u>	X			O1	X	X	Port F4		LINUART data receive [AFR1:0]
9	PB7	I/O	<u>X</u>	X	X		O1	X	X	Port B7		
10	PB6	I/O	<u>X</u>	X	X		O1	X	X	Port B6		
11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	<u>X</u>		X		O1	T ⁽³⁾		Port B5	I ² C data	Timer 1 - break input [AFR4]
12	PB4/ I2C_SCL [ADC_ETR]	I/O	<u>X</u>		X		O1	T ⁽³⁾		Port B4	I ² C clock	ADC external trigger [AFR4]
13	PB3/ AIN3/TIM1_ETR	I/O	<u>X</u>	X	X	HS	O3	X	X	Port B3	Analog input 3/ Timer 1 external trigger	
14	PB2/ AIN2/ TIM1_CH3N	I/O	<u>X</u>	X	X	HS	O3	X	X	Port B2	Analog input 2/ Timer 1 - inverted channel 3	
15	PB1/ AIN1/ TIM1_CH2N	I/O	<u>X</u>	X	X	HS	O3	X	X	Port B1	Analog input 1/ Timer 1 - inverted channel 2	
16	PB0/ AIN0/ TIM1_CH1N	I/O	<u>X</u>	X	X	HS	O3	X	X	Port B0	Analog input 0/ Timer 1 - inverted channel 1	
17	PE5/ SPI_NSS [TIM1_CH1N]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port E5	SPI master/ slave select	Timer 1 - inverted channel 1 [AFR1:0]
18	PC1/ TIM1_CH1/	I/O	<u>X</u>	X	X	HS	O3	X	X	Port	Timer 1 -	Timer 1 -

LQFP32	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
	LINUART_CK [TIM1_CH2N]									C1	channel 1 LINUART clock	inverted channel 2 [AFR1:0]
19	PC2/ TIM1_CH2 [TIM1_CH3N]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C2	Timer 1 - channel 2	Timer 1 - inverted channel 3 [AFR1:0]
20	PC3/TIM1_CH3/[TLI][TIM1_CH1N]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7]
21	PC4/ TIM1_CH4/ CLK_CCO/[AIN2] [TIM1_CH2N]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C4	Timer 1 - channel 4 /configurable clock output	Analog input 2 [AFR2]Timer 1 inverted channel 2 [AFR7]
22	PC5/SPI_SCK [TIM5_CH1]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C5	SPI clock	Timer 5 channel 1 [AFR0]
23	PC6/ SPI_MOSI [TIM1_CH1]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
24	PC7/ SPI_MISO [TIM1_CH2]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port C7	SPI master in/ slave out	Timer 1 channel 2 [AFR0]
25	PD0/ TIM1_BKIN [CLK_CCO]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D0	Timer 1 - break input	Configurable clock output [AFR5]
26	PD1/ SWIM ⁽⁴⁾	I/O	X	<u>X</u>	X	HS	O4	X	X	Port D1	SWIM data interface	
27	PD2/[AIN3] [TIM5_CH3]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D2		Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1]
28	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	
29	PD4/ TIM5_CH1/ BEEP [LINUART_CK]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D4	Timer 5 - channel	LINUART clock [AFR2]

LQFP32	Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
			floating	wpu	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	PP			
											1/BEEP output	
30	PD5/ AIN5/ LINUART_TX	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D5	Analog input 5/ LINUART data transmit	
31	PD6/ AIN6/ LINUART_RX	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D6	Analog input 6/ LINUART data receive	
32	PD7/ TLI [TIM1_CH4]	I/O	<u>X</u>	X	X	HS	O3	X	X	Port D7	Top level interrupt	Timer 1 - channel 4 [AFR6]

Notes:

⁽¹⁾ I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see section "Absolute maximum ratings").

⁽²⁾ When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

⁽³⁾ In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V_{DD} are not implemented)

⁽⁴⁾ The PD1 pin is in input pull-up during the reset phase and after internal reset release.

5.6 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. When the remapping option is active, the default alternate function is no longer available.


To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not affect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).

6 Memory and register map

6.1 Memory map

Figure 6: Memory map



6.2 Register map

6.2.1 I/O port hardware register map

Table 9: I/O port hardware register map

Address	Block	Register label	Register name	Reset status
0x00 5000	Port A	PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xFF ⁽¹⁾
0x00 5002		PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005	Port B	PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xFF ⁽¹⁾
0x00 5007		PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A	Port C	PC_ODR	Port C data output latch register	0x00
0x00 500B		PC_IDR	Port C input pin value register	0xFF ⁽¹⁾
0x00 500C		PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F	Port D	PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xFF ⁽¹⁾
0x00 5011		PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014	Port E	PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xFF ⁽¹⁾
0x00 5016		PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018	Port E	PE_CR2	Port E control register 2	0x00
0x00 5019	Port F	PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xFF ⁽¹⁾
0x00 501B		PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00

Notes:

⁽¹⁾ Depends on the external circuitry.

6.2.2 General hardware register map

Table 10: General hardware register map

Address	Block	Register label	Register name	Reset status
0x00 501E to 0x00 5059	Reserved area (60 bytes)			
0x00 505A	Flash	FLASH_CR1	Flash control register 1	0x00
0x00 505B	FLASH_CR2		Flash control register 2	0x00
0x00 505C	FLASH_NCR2		Flash complementary control register 2	0xFF
0x00 505D	FLASH_FPR		Flash protection register	0x00
0x00 505E	FLASH_NFPR		Flash complementary protection register	0xFF
0x00 505F	FLASH_IAPSR		Flash in-application programming status register	0x00
0x00 5060 to 0x00 5061	Reserved area (2 bytes)			
0x00 5062	Flash	FLASH_PUKR	Flash program memory unprotection register	0x00
0x00 5063	Reserved area (1 byte)			
0x00 5064	Flash	FLASH_DUKR	Data EEPROM unprotection register	0x00
0x00 5065 to 0x00 509F	Reserved area (59 bytes)			
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1	EXTI_CR2		External interrupt control register 2	0x00
0x00 50A2 to 0x00 50B2	Reserved area (17 bytes)			
0x00 50B3	RST	RST_SR	Reset status register	0xFF <i>(1)</i>
0x00 50B4 to 0x00 50BF	Reserved area (12 bytes)			
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01

Address	Block	Register label	Register name	Reset status
0x00 50C1	CLK_ECKR		External clock control register	0x00
0x00 50C2	Reserved area (1 byte)			
0x00 50C3	CLK	CLK_CMSR	Clock master status register	0xE1
0x00 50C4	CLK_SWR		Clock master switch register	0xE1
0x00 50C5	CLK_SWCR		Clock switch control register	0xFF
0x00 50C6	CLK_CKDIVR		Clock divider register	0x18
0x00 50C7	CLK_PCKENR1		Peripheral clock gating register 1	0xFF
0x00 50C8	CLK_CSSR		Clock security system register	0x00
0x00 50C9	CLK_CCOR		Configurable clock control register	0x00
0x00 50CA	CLK_PCKENR2		Peripheral clock gating register 2	0xFF
0x00 50CC	CLK_HSTRIMR		HSI clock calibration trimming register	0x00
0x00 50CD	CLK_SWIMCCR			SWIM clock control register
0x00 50CE to 0x00 50D0	Reserved area (3 bytes)			
0x00 50D1	WWDG	WWDG_CR	WWDG control register	0x7F
0x00 50D2	WWDG_WR		WWDG window register	0x7F
0x00 50D3 to 0x00 50DF	Reserved area (13 bytes)			
0x00 50E0	IWDG	IWDG_KR	IWDG key register	0xFF (2)
0x00 50E1	IWDG_PR		IWDG prescaler register	0x00
0x00 50E2	IWDG_RLR		IWDG reload register	0xFF
0x00 50E3 to 0x00 50EF	Reserved area (13 bytes)			
0x00 50F0	AWU	AWU_CSR1	AWU control/status register 1	0x00
0x00 50F1	AWU_APR		AWU asynchronous prescaler buffer register	0x3F
0x00 50F2	AWU_TBR		AWU timebase selection register	0x00
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F
0x00 50F4 to 0x00 50FF	Reserved area (12 bytes)			
0x00 5200	SPI	SPI_CR1	SPI control register 1	0x00

Address	Block	Register label	Register name	Reset status
0x00 5201	SPI_CR2		SPI control register 2	0x00
0x00 5202	SPI_ICR		SPI interrupt control register	0x00
0x00 5203	SPI_SR		SPI status register	0x02
0x00 5204	SPI_DR		SPI data register	0x00
0x00 5205	SPI_CRCPR		SPI CRC polynomial register	0x07
0x00 5206	SPI_RXCR		SPI Rx CRC register	0xFF
0x00 5207	SPI_TXCR		SPI Tx CRC register	0xFF
0x00 5208 to 0x00 520F	Reserved area (8 bytes)			
0x00 5210	I ² C	I2C_CR1	I ² C control register 1	0x00
0x00 5211	I2C_CR2		I ² C control register 2	0x00
0x00 5212	I2C_FREQR		I ² C frequency register	0x00
0x00 5213	I2C_OARL		I ² C Own address register low	0x00
0x00 5214	I2C_OARH		I ² C Own address register high	0x00
0x00 5215	Reserved			
0x00 5216	I2C_DR		I ² C data register	0x00
0x00 5217	I2C_SR1		I ² C status register 1	0x00
0x00 5218	I2C_SR2		I ² C status register 2	0x00
0x00 5219	I2C_SR3		I ² C status register 3	0x0x
0x00 521A	I2C_ITR		I ² C interrupt control register	0x00
0x00 521B	I2C_CCRL		I ² C Clock control register low	0x00
0x00 521C	I2C_CCRH		I ² C Clock control register high	0x00
0x00 521D	I2C_TRISER		I ² C TRISE register	0x02
0x00 521E	I2C_PECR		I ² C packet error checking register	0x00
0x00 521F to 0x00 522F	Reserved area (17 bytes)			
0x00 5230	LINUART	LINUART_SR	LINUART status register	0xC0
0x00 5231	LINUART_DR		LINUART data register	0xFF
0x00 5232	LINUART_BRR1		LINUART baud rate register 1	0x00
0x00 5233	LINUART_BRR2		LINUART baud rate register 2	0x00
0x00 5234	LINUART_CR1		LINUART control register 1	0x00
0x00 5235	LINUART_CR2		LINUART control register 2	0x00

Address	Block	Register label	Register name	Reset status
0x00 5236	LINUART_CR3		LINUART control register 3	0x00
0x00 5237	LINUART_CR4		LINUART control register 4	0x00
0x00 5238	LINUART_CR5		LINUART control register 5	0x00
0x00 5239	LINUART_CR6		LINUART control register 6	0x00
0x00 523A	LINUART_GTR		LINUART guard time register	0x00
0x00 523B	LINUART_PSCR		LINUART precaler register	0x00
0x00 523C to 0x00 523F	Reserved area (20 bytes)			
0x00 5250	TIM1	TIM1_CR1	TIM1 control register 1	0x00
0x00 5251	TIM1_CR2		TIM1 control register 2	0x00
0x00 5252	TIM1_SMCR		TIM1 slave mode control register	0x00
0x00 5253	TIM1_ETR		TIM1 external trigger register	0x00
0x00 5254	TIM1_IER		TIM1 interrupt enable register	0x00
0x00 5255	TIM1_SR1		TIM1 status register 1	0x00
0x00 5256	TIM1_SR2		TIM1 status register 2	0x00
0x00 5257	TIM1_EGR		TIM1 event generation register	0x00
0x00 5258	TIM1_CCMR1		TIM1 capture/compare mode register 1	0x00
0x00 5259	TIM1_CCMR2		TIM1 capture/compare mode register 2	0x00
0x00 525A	TIM1_CCMR3		TIM1 capture/compare mode register 3	0x00
0x00 525B	TIM1_CCMR4		TIM1 capture/compare mode register 4	0x00
0x00 525C	TIM1_CCER1		TIM1 capture/compare enable register 1	0x00
0x00 525D	TIM1_CCER2		TIM1 capture/compare enable register 2	0x00
0x00 525E	TIM1_CNTRH		TIM1 counter high	0x00
0x00 525F	TIM1_CNTRL		TIM1 counter low	0x00
0x00 5260	TIM1_PSCRH		TIM1 prescaler register high	0x00
0x00 5261	TIM1_PSCRL		TIM1 prescaler register low	0x00
0x00 5262	TIM1_ARRH		TIM1 auto-reload register high	0xFF
0x00 5263	TIM1_ARRL		TIM1 auto-reload register low	0xFF
0x00 5264	TIM1_RCR		TIM1 repetition counter register	0x00
0x00 5265	TIM1_CCR1H		TIM1 capture/compare register 1 high	0x00
0x00 5266	TIM1_CCR1L		TIM1 capture/compare register 1 low	0x00
0x00 5267	TIM1_CCR2H		TIM1 capture/compare register 2 high	0x00

Address	Block	Register label	Register name	Reset status
0x00 5268	TIM1_CCR2L		TIM1 capture/compare register 2 low	0x00
0x00 5269	TIM1_CCR3H		TIM1 capture/compare register 3 high	0x00
0x00 526A	TIM1_CCR3L		TIM1 capture/compare register 3 low	0x00
0x00 526B	TIM1_CCR4H		TIM1 capture/compare register 4 high	0x00
0x00 526C	TIM1_CCR4L		TIM1 capture/compare register 4 low	0x00
0x00 526D	TIM1_BKR		TIM1 break register	0x00
0x00 526E	TIM1_DTR		TIM1 dead-time register	0x00
0x00 526F	TIM1_OISR		TIM1 output idle state register	0x00
0x00 5270 to 0x00 52FF	Reserved area (147 bytes)			
0x00 5300	TIM5	TIM5_CR1	TIM5 control register 1	0x00
0x00 5301	TIM5_CR2		TIM5 control register 2	0x00
0x00 5302	TIM5_SMCR		TIM5 slave mode control register	0x00
0x00 5303	TIM5_IER		TIM5 interrupt enable register	0x00
0x00 5304	TIM5_SR1		TIM5 status register 1	0x00
0x00 5305	TIM5_SR2		TIM5 status register 2	0x00
0x00 5306	TIM5_EGR		TIM5 event generation register	0x00
0x00 5307	TIM5_CCMR1		TIM5 capture/compare mode register 1	0x00
0x00 5308	TIM5_CCMR2		TIM5 capture/compare mode register 2	0x00
0x00 5309	TIM5_CCMR3		TIM5 capture/compare mode register 3	0x00
0x00 530A	TIM5_CCER1		TIM5 capture/compare enable register 1	0x00
0x00 530B	TIM5_CCER2		TIM5 capture/compare enable register 2	0x00
00 530C0x	TIM5_CNTRH		TIM5 counter high	0x00
0x00 530D	TIM5_CNTRL		TIM5 counter low	0x00
0x00 530E	TIM5_PSCR		TIM5 prescaler register	0x00
0x00 530F	TIM5_ARRH		TIM5 auto-reload register high	0xFF
0x00 5310	TIM5_ARRL		TIM5 auto-reload register low	0xFF
0x00 5311	TIM5_CCR1H		TIM5 capture/compare register 1 high	0x00
0x00 5312	TIM5_CCR1L		TIM5 capture/compare register 1 low	0x00
0x00 5313	TIM5_CCR2H	TIM5 capture/compare register 2 high	0x00	
0x00 5314	TIM5_CCR2L	TIM5 capture/compare register 2 low	0x00	
0x00 5315	TIM5_CCR3H	TIM5 capture/compare register 3 high	0x00	

Address	Block	Register label	Register name	Reset status
0x00 5316	TIM5_CCR3L		TIM5 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F	Reserved area (43 bytes)			
0x00 5340	TIM6	TIM6_CR1	TIM6 control register 1	0x00
0x00 5341	TIM6_CR2		TIM6 control register 2	0x00
0x00 5342	TIM6_SMCR		TIM6 slave mode control register	0x00
0x00 5343	TIM6_IER		TIM6 interrupt enable register	0x00
0x00 5344	TIM6_SR		TIM6 status register	0x00
0x00 5345	TIM6_EGR		TIM6 event generation register	0x00
0x00 5346	TIM6_CNTR		TIM6 counter	0x00
0x00 5347	TIM6_PSCR		TIM6 prescaler register	0x00
0x00 5348	TIM6_ARR		TIM6 auto-reload register	0xFF
0x00 5349 to 0x00 53DF	Reserved area (153 bytes)			
0x00 53E0 to 0x00 53F3	ADC1	ADC_DBxR	ADC data buffer registers	0x00
0x00 53F4 to 0x00 53FF	Reserved area (12 bytes)			
0x00 5400	ADC1 cont'd	ADC_CSR	ADC control/status register	0x00
0x00 5401	ADC_CR1		ADC configuration register 1	0x00
0x00 5402	ADC_CR2		ADC configuration register 2	0x00
0x00 5403	ADC_CR3		ADC configuration register 3	0x00
0x00 5404	ADC_DRH		ADC data register high	0xFF
0x00 5405	ADC_DRL		ADC data register low	0xFF
0x00 5406	ADC_TDRH		ADC Schmitt trigger disable register high	0x00
0x00 5407	ADC_TDRL		ADC Schmitt trigger disable register low	0x00
0x00 5408	ADC_HTRH		ADC high threshold register high	0x03
0x00 5409	ADC_HTRL		ADC high threshold register low	0xFF
0x00 540A	ADC_LTRH		ADC low threshold register high	0x00
0x00 540B	ADC_LTRL		ADC low threshold register low	0x00
0x00 540C	ADC_AWSRH		ADC analog watchdog status register high	0x00

Address	Block	Register label	Register name	Reset status
0x00 540D	ADC_AWSRL		ADC analog watchdog status register low	0x00
0x00 540E	ADC_AWCRH		ADC analog watchdog control register high	0x00
0x00 540F	ADC_AWCRL		ADC analog watchdog control register low	0x00
0x00 5410 to 0x00 57FF	Reserved area (1008 bytes)			

Notes:⁽¹⁾ Depends on the previous reset source.⁽²⁾ Write only register.**6.2.3 CPU/SWIM/debug module/interrupt controller registers****Table 11: CPU/SWIM/debug module/interrupt controller registers**

Address	Block	Register label	Register name	Reset status
0x00 7F00	CPU ⁽¹⁾	A	Accumulator	0x00
0x00 7F01		PCE	Program counter extended	0x00
0x00 7F02		PCH	Program counter high	0x00
0x00 7F03		PCL	Program counter low	0x00
0x00 7F04		XH	X index register high	0x00
0x00 7F05		XL	X index register low	0x00
0x00 7F06		YH	Y index register high	0x00
0x00 7F07		YL	Y index register low	0x00
0x00 7F08		SPH	Stack pointer high	0x03
0x00 7F09		SPL	Stack pointer low	0xFF
0x00 7F0A		CCR	Condition code register	0x28
0x00 7F0B to 0x00 7F5F	Reserved area (85 bytes)			
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00
0x00 7F70	ITC	ITC_SPR1	Interrupt software priority register 1	0xFF
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF
0x00 7F73		ITC_SPR4	Interrupt software priority register 4	0xFF
0x00 7F74		ITC_SPR5	Interrupt software priority register 5	0xFF
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF

Address	Block	Register label	Register name	Reset status
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF
0x00 7F78 to 0x00 7F79	Reserved area (2 bytes)			
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00
0x00 7F81 to 0x00 7F8F	Reserved area (15 bytes)			
0x00 7F90	DM	DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF
0x00 7F95		DM_BK2RL	DM breakpoint 2 register low byte	0xFF
0x00 7F96		DM_CR1	DM debug module control register 1	0x00
0x00 7F97		DM_CR2	DM debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F	Reserved area (5 bytes)			

Notes:

⁽¹⁾ Accessible by debug module only

7 Interrupt vector mapping

Table 12: Interrupt mapping

IRQ no.	Source block	Description	Wakeup from halt mode	Wakeup from active-halt mode	Vector address
	RESET	Reset	Yes	Yes	0x00 8000
	TRAP	Software interrupt	-	-	0x00 8004
0	TLI	External top level interrupt	-	-	0x00 8008
1	AWU	Auto wake up from halt	-	Yes	0x00 800C
2	CLK	Clock controller	-	-	0x00 8010
3	EXTI0	Port A external interrupts	Yes ⁽¹⁾	Yes ⁽¹⁾	0x00 8014
4	EXTI1	Port B external interrupts	Yes	Yes	0x00 8018
5	EXTI2	Port C external interrupts	Yes	Yes	0x00 801C
6	EXTI3	Port D external interrupts	Yes	Yes	0x00 8020
7	EXTI4	Port E external interrupts	Yes	Yes	0x00 8024
8	EXTI5	Port F			0x00 8028
9		Reserved	-	-	0x00 802C
10	SPI	End of transfer	Yes	Yes	0x00 8030
11	TIM1	TIM1 update/ overflow/ underflow/ trigger/ break	-	-	0x00 8034
12	TIM1	TIM1 capture/ compare	-	-	0x00 8038
13	TIM5	TIM5 update/ overflow/ trigger	-	-	0x00 803C
14	TIM5	TIM5 capture/ compare	-	-	0x00 8040
15		Reserved	-	-	0x00 8044
16		Reserved	-	-	0x00 8048
17	LINUART	Tx complete	-	-	0x00 804C
18	LINUART	Receive register DATA FULL	-	-	0x00 8050
19	I ² C	I ² C interrupt	Yes	Yes	0x00 8054
20		Reserved	-	-	0x00 8058
21		Reserved	-	-	0x00 805C
22	ADC1	ADC1 end of conversion/ analog watchdog interrupt	-	-	0x00 8060
23	TIM6	TIM6 update/ overflow/ trigger	-	-	0x00 8064
24	Flash	EOP/ WR_PG_DIS	-	-	0x00 8068
Reserved					0x00 806C to 0x00 807C

Notes:⁽¹⁾Except PA1

8 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in the table below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S and STM8A Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Table 13: Option bytes

Addr.	Option name	Option byte no.	Option bits								Factory default setting
			7	6	5	4	3	2	1	0	
0x4800	Read-out protection (ROP)	OPT0	ROP [7:0]								0x00
0x4801	User boot code(UBC)	OPT1	UBC [7:0]								0x00
0x4802		NOPT1	NUBC [7:0]								0xFF
0x4803	Alternate function remapping (AFR)	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00
0x4804		NOPT2	NAFR7	NAFR6	NAFR5	NAFR4	NAFR3	NAFR2	NAFR1	NAFR0	0xFF
0x4805h	Miscell. option	OPT3	Reserved			HSI TRIM	LSI_EN	IWDG_HW	WWDG_HW	WWDG_HALT	0x00
0x4806		NOPT3	Reserved			NHSI TRIM	NLSI_EN	NIWDG_HW	NWWDG_HW	NWWDG_HALT	0xFF
0x4807	Clock option	OPT4	Reserved				EXT CLK	CKAWU SEL	PRS C1	PRS C0	0x00
0x4808		NOPT4	Reserved				NEXT CLK	NCKA WUSEL	NPRSC1	NPR SC0	0xFF
0x4809	HSE clock startup	OPT5	HSECNT [7:0]								0x00
0x480A		NOPT5	NHSECNT [7:0]								0xFF

Table 14: Option byte description

Option byte no.	Description
OPT0	ROP[7:0] Memory readout protection (ROP) 0xAA: Enable readout protection (write access via SWIM protocol) <i>Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.</i>
OPT1	UBC[7:0] User boot code area 0x00: no UBC, no write-protection 0x01: Page 0 defined as UBC, memory write-protected 0x02: Pages 0 to 1 defined as UBC, memory write-protected. Page 0 and 1 contain the interrupt vectors. ... 0x7F: Pages 0 to 126 defined as UBC, memory write-protected Other values: Pages 0 to 127 defined as UBC, memory write-protected <i>Note: Refer to the family reference manual (RM0016) section on Flash write protection for more details.</i>
OPT2	AFR[7:0] Refer to following section for alternate function remapping descriptions of bits [7:2] and [1:0] respectively.
OPT3	HSITRIM : High speed internal clock trimming register size 0: 3-bit trimming supported in CLK_HSITRIMR register 1: 4-bit trimming supported in CLK_HSITRIMR register
	LSI_EN : Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source
	IWDG_HW : Independent watchdog 0: IWDG Independent watchdog activated by software 1: IWDG Independent watchdog activated by hardware
	WWDG_HW : Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware
	WWDG_HALT : Window watchdog reset on halt 0: No reset generated on halt if WWDG active 1: Reset generated on halt if WWDG active
OPT4	EXTCLK : External clock selection 0: External crystal connected to OSCIN/OSCOU

Option byte no.	Description
	1: External clock signal on OSCIN CKAWUSEL : Auto wake-up unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for AWU PRSC[1:0] AWU clock prescaler 0x: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler
OPT5	HSECNT[7:0] : HSE crystal oscillator stabilization time 0x00: 2048 HSE cycles 0xB4: 128 HSE cycles 0xD2: 8 HSE cycles 0xE1: 0.5 HSE cycles

8.1 STM8AF6226T/STM8AF6223 alternate function remapping bits

Table 15: STM8AF6226T alternate function remapping bits [7:2] for 32-pin packages

Option byte no.	Description ⁽¹⁾
OPT2	AFR7 Alternate function remapping option 7 0: AFR7 remapping option inactive: Default alternate functions ⁽²⁾ 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function = TIM1_CH2N. AFR6 Alternate function remapping option 6 0: AFR6 remapping option inactive: Default alternate function ⁽²⁾ . 1: Port D7 alternate function = TIM1_CH4. AFR5 Alternate function remapping option 5 0: AFR5 remapping option inactive: Default alternate function ⁽²⁾ . 1: Port D0 alternate function = CLK_CCO. AFR4 Alternate function remapping option 4 0: AFR4 remapping option inactive: Default alternate functions ⁽²⁾ . 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN. AFR3 Alternate function remapping option 3

Option byte no.	Description ⁽¹⁾
	0: AFR3 remapping option inactive: Default alternate function⁽²⁾. 1: Port C3 alternate function = TLI. AFR2 Alternate function remapping option 2 0: AFR2 remapping option inactive: Default alternate functions⁽²⁾. 1: Port C4 alternate function = AIN2; port D2 alternate function = AIN3; port D4 alternate function = LINUART_CK.

Notes:

⁽¹⁾Do not use more than one remapping option in the same port.

⁽²⁾Refer to pinout description.

Table 16: STM8AF6223 alternate function remapping bits [7:2] for 20-pin packages

Option byte no.	Description ⁽¹⁾
OPT2	AFR7 Alternate function remapping option 7 0: AFR7 remapping option inactive: Default alternate functions⁽²⁾ 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function = TIM1_CH2N. AFR6 Alternate function remapping option 6 Reserved. AFR5 Alternate function remapping option 5 Reserved. AFR4 Alternate function remapping option 4 0: AFR4 remapping option inactive: Default alternate functions. ⁽²⁾ 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN. AFR3 Alternate function remapping option 3 0: AFR3 remapping option inactive: Default alternate function⁽²⁾. 1: Port C3 alternate function = TLI. AFR2 Alternate function remapping option 2 0: AFR2 remapping option inactive: Default alternate functions⁽²⁾. 1: Port D4 alternate function = LINUART_CK.

Notes:

⁽¹⁾Do not use more than one remapping option in the same port.

⁽²⁾Refer to pinout description.

Table 17: STM8AF6223PxAx alternate function remapping bits [7:2] for 20-pin packages

Option byte no.	Description ⁽¹⁾
OPT2	AFR7 Alternate function remapping option 7 0: AFR7 remapping option inactive: Default alternate functions⁽²⁾ 1: Port C4 alternate function = TIM1_CH2N. AFR6 Alternate function remapping option 6 Reserved. AFR5 Alternate function remapping option 5 Reserved. AFR4 Alternate function remapping option 4 0: AFR4 remapping option inactive: Default alternate functions⁽²⁾. 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN. AFR3 Alternate function remapping option 3 Reserved. AFR2 Alternate function remapping option 2 0: AFR2 remapping option inactive: Default alternate functions⁽²⁾. 1: Port D4 alternate function = LINUART_CK.

Notes:

⁽¹⁾Do not use more than one remapping option in the same port.

⁽²⁾Refer to pinout description.

Table 18: STM8AF6226T alternate function remapping bits [1:0] for 32-pin packages

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾	
0	1	PC5	TIM5_CH1
		PC6	TIM1_CH1
		PC7	TIM1_CH2
1	0	PA3	SPI_NSS
		PD2	TIM5_CH3
1 ⁽²⁾	1 ⁽²⁾	PD2	TIM5_CH3
		PC5	TIM5_CH1
		PC6	TIM1_CH1
		PC7	TIM1_CH2
		PC2	TIM1_CH3N

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping
		PC1	TIM1_CH2N
		PE5	TIM1_CH1N
		PA3	LINUART_TX
		PF4	LINUART_RX

Notes:

⁽¹⁾Refer to pinout description.

⁽²⁾If both AFR1 and AFR0 option bits are set, the SPI hardware NSS management feature is no more available. If this remapping option is selected and the SPI is enabled, the SSM bit must be configured in the SPI_CR2 register to select software NSS management.

Table 19: STM8AF6223 alternate function remapping bits [1:0] for 20-pin packages

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾	
0	1	PC5	TIM5_CH1
		PC6	TIM1_CH1
		PC7	TIM1_CH2
1	0	PA3	SPI_NSS
		PD2	TIM5_CH3
1	1	PD2	TIM5_CH3
		PC5	TIM5_CH1
		PC6	TIM1_CH1
		PC7	TIM1_CH2
		PC2	Not available
		PC1	Not available
		PE5	Not available
		PA3	Not available
		PF4	Not available

Notes:

⁽¹⁾Refer to pinout description.

Table 20: STM8AF6223PxAx alternate function remapping bits [1:0] for 20-pin packages

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾	
0	1	PC5	TIM5_CH1
		PC6	TIM1_CH1
		PC7	TIM1_CH2
1	0	PA3	Not available
		PD2	TIM5_CH3
1 ⁽²⁾	1 ⁽²⁾	PD2	TIM5_CH3
		PC5	TIM5_CH1
		PC6	TIM1_CH1
		PC7	TIM1_CH2
		PC2	Not available
		PC1	Not available
		PE5	Not available
		PA3	Not available
		PF4	Not available

Notes:

⁽¹⁾Refer to pinout description.

⁽²⁾If both AFR1 and AFR0 option bits are set, the SPI hardware NSS management feature is no more available. If this remapping option is selected and the SPI is enabled, the SSM bit must be configured in the SPI_CR2 register to select software NSS management.

9 Electrical characteristics

9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS} .

9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100 % of the devices with an ambient temperature at $T_A = -40\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

9.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V}$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.


9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in the following figure.


Figure 7: Pin loading conditions



9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in the following figure.

Figure 8: Pin input voltage



9.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 21: Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DDx} - V_{SS}$	Supply voltage ⁽¹⁾	-0.3	6.5	V
V_{IN}	Input voltage on true open drain pins ⁽²⁾	$V_{SS} - 0.3$	6.5	
	Input voltage on any other pin ⁽²⁾	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$ V_{DDx} - V_{DD} $	Variations between different power pins	-	50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins	-	50	
V_{ESD}	Electrostatic discharge voltage	See "Absolute maximum ratings (electrical sensitivity)"		

Notes:

⁽¹⁾All power (VDD) and ground (VSS) pins must always be connected to the external power supply

⁽²⁾IINJ(PIN) must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum cannot be respected, the injection current must be limited externally to the IINJ(PIN) value. A positive injection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. For true open-drain pads, there is no positive injection current, and the corresponding VIN maximum must always be respected

Table 22: Current characteristics

Symbol	Ratings	Max ⁽¹⁾	Unit
I_{VDD}	Total current into V_{DD} power lines (source) ⁽²⁾	100	mA
I_{VSS}	Total current out of V_{SS} ground lines (sink) ⁽²⁾	80	
I_{IO}	Output current sunk by any I/O and control pin	20	

Symbol	Ratings	Max ⁽¹⁾	Unit
	Output current source by any I/Os and control pin	- 20	
$I_{INJ(PIN)}$ ⁽³⁾⁽⁴⁾	Injected current on NRST pin	± 4	
	Injected current on OSCIN pin	± 4	
	Injected current on any other pin ⁽⁵⁾	± 4	
$\Sigma I_{INJ(PIN)}$ ⁽³⁾	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 20	

Notes:

⁽¹⁾Data based on characterization results, not tested in production.

⁽²⁾All power (VDD) and ground (VSS) pins must always be connected to the external supply.

⁽³⁾ $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. For true open-drain pads, there is no positive injection current, and the corresponding VIN maximum must always be respected

⁽⁴⁾ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in the I/O port pin characteristics section does not affect the ADC accuracy.

⁽⁵⁾When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with $\Sigma I_{INJ(PIN)}$ maximum current injection on four I/O port pins of the device.

Table 23: Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	150	

Table 24: Operating lifetime (OLF)

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100	-40 to +150	°C

9.3 Operating conditions

Table 25: General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f_{CPU}	Internal CPU clock frequency		0	16	MHz
V_{DD}	Standard operating voltage		3.0	5.5	V
VCAP ⁽¹⁾	C_{EXT} : capacitance of external capacitor		470	3300	nF
	ESR of external capacitor	at 1 MHz ⁽²⁾	-	0.3	Ω
	ESL of external capacitor		-	15	nH
P_{D} ⁽³⁾	Power dissipation at $T_{\text{A}} = 85\text{ }^{\circ}\text{C}$ for suffix A	TSSOP20	-	182	mW
		LQFP32	-	333	
	Power dissipation at $T_{\text{A}} = 125\text{ }^{\circ}\text{C}$ for suffix C	TSSOP20	-	45	
		LQFP32	-	83	
	Power dissipation at $T_{\text{A}} = 150\text{ }^{\circ}\text{C}$ for suffix D	TSSOP20	-	TBD ⁽⁴⁾	
		LQFP32	-	TBD ⁽⁴⁾	
T_{A}	Ambient temperature for A suffix version	Maximum power dissipation	-40	85	$^{\circ}\text{C}$
	Ambient temperature for C suffix version	Maximum power dissipation	-40	125	
	Ambient temperature for D suffix version	Maximum power dissipation	-40	150	
T_{J}	Junction temperature range	A suffix version	-40	90	
		C suffix version	-40	130	
		D suffix version	-40	155	

Notes:

⁽¹⁾Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.

⁽²⁾This frequency of 1 MHz as a condition for VCAP parameters is given by design of internal regulator

⁽³⁾To calculate $P_{\text{Dmax}}(T_{\text{A}})$, use the formula $P_{\text{Dmax}} = (T_{\text{Jmax}} - T_{\text{A}})/\Theta_{\text{JA}}$ (see [Section 7: "Product overview"](#)).

⁽⁴⁾TBD stands for "to be defined".


Figure 9: f_{CPU}max versus V_{DD}

Table 26: Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{VDD}	V _{DD} rise time rate		2 ⁽¹⁾	-	∞	μs/V
	V _{DD} fall time rate ⁽²⁾		2 ⁽¹⁾	-	∞	
t _{TEMP}	Reset release delay	V _{DD} rising		-	1.7	ms
V _{IT+}	Power-on reset threshold		2.6 ⁽¹⁾	2.7	2.85	V
V _{IT-}	Brown-out reset threshold		2.5	2.65	2.8 ⁽¹⁾	
V _{HYS(BOR)}	Brown-out reset hysteresis			70 ⁽¹⁾	-	mV

Notes:


⁽¹⁾Guaranteed by design, not tested in production

⁽²⁾ Reset is always generated after a t_{TEMP} delay. The application must ensure that V_{DD} is still above the minimum operating voltage (V_{DD min}) when the t_{TEMP} delay has elapsed.

9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in the Operating conditions section. Care should be taken to limit the series inductance to less than 15 nH.

Figure 10: External capacitor CEXT



1. ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in [Section 7.3: "Interrupt controller"](#).

9.3.2.1 Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Unless otherwise specified, data are based on characterization results, and not tested in production.

Table 27: Total current consumption with code execution in run mode at $V_{DD} = 5\text{ V}$

Symbol	Parameter	Conditions		Typ	Max	Unit
$I_{DD(RUN)}$	Supply current in run mode, code executed from RAM	$f_{CPU} = f_{MASTER} = 16\text{MHz}$	HSE crystal osc. (16 MHz)	2.3	-	mA
			HSE user ext. clock (16 MHz)	2	2.35	
			HSI RC osc. (16 MHz)	1.7	2 ⁽¹⁾	
		$f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$	HSE user ext. clock (16 MHz)	0.86	-	
			HSI RC osc. (16 MHz)	0.7	0.87	
		$f_{CPU} = f_{MASTER}/128 = 15.625\text{kHz}$	HSI RC osc. (16 MHz/8)	0.46	0.58	
		$f_{CPU} = f_{MASTER} = 28\text{kHz}$	LSI RC osc. (128 kHz)	0.41	0.55	
	Supply current in run mode, code executed from Flash	$f_{CPU} = f_{MASTER} = 16\text{MHz}$	HSE crystal osc. (16 MHz)	4.5	-	mA
			HSE user ext. clock (16 MHz)	4.3	4.75	
			HSI RC osc. (16 MHz)	3.7	4.5 ⁽¹⁾	
$I_{DD(RUN)}$	Supply current in run mode, code executed from Flash	$f_{CPU} = f_{MASTER} = 2\text{MHz}$	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	2 ⁽¹⁾	
		$f_{CPU} = f_{MASTER}/128 = 125\text{kHz}$	HSI RC osc. (16 MHz)	0.72	0.9	
		$f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$	HSI RC osc. (16 MHz/8)	0.46	0.58	
		$f_{CPU} = f_{MASTER} = 128\text{ kHz}$	LSI RC osc. (128 kHz)	0.42	0.57	

Notes:⁽¹⁾Tested in production.⁽²⁾Default clock configuration measured with all peripherals off.**Table 28: Total current consumption with code execution in run mode at VDD = 3.3 V**

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
I _{DD(RUN)}	Supply current in run mode, code executed from RAM	f _{CPU} = f _{MASTER} = 16MHz	HSE crystal osc. (16 MHz)	1.8	-
			HSE user ext. clock (16 MHz)	2	2.3
			HSI RC osc. (16 MHz)	1.5	2
		f _{CPU} = f _{MASTER} /128 = 125kHz	HSE user ext. clock (16 MHz)	0.81	-
			HSI RC osc. (16 MHz)	0.7	0.87
		f _{CPU} = f _{MASTER} / 128 = 15.625kHz	HSI RC osc. (16 MHz/8)	0.46	0.58
		f _{CPU} = f _{MASTER} = 128kHz	LSI RC osc. (128 kHz)	0.41	0.55
	Supply current in run mode, code executed from Flash	f _{CPU} = f _{MASTER} = 16MHz	HSE crystal osc. (16 MHz)	4	-
			HSE user ext. clock (16 MHz)	3.9	4.7
			HSI RC osc. (16 MHz)	3.7	4.5
		f _{CPU} = f _{MASTER} = 2MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05
		f _{CPU} = f _{MASTER} / 128 = 125kHz	HSI RC osc. (16 MHz)	0.72	0.9
		f _{CPU} = f _{MASTER} /128 = 15.625kHz	HSI RC osc. (16 MHz/8)	0.46	0.58
		f _{CPU} = f _{MASTER} = 128kHz	LSI RC osc. (128 kHz)	0.42	0.57

Notes:⁽¹⁾Data based on characterization results, not tested in production.⁽²⁾Default clock configuration measured with all peripherals off.

9.3.2.2 Total current consumption in wait mode

Unless otherwise specified, data based are on characterization results, and not tested in production.

Table 29: Total current consumption in wait mode at VDD = 5 V

Symbol	Parameter	Conditions		Typ	Max	Unit
I _{DD(WFI)}	Supply current in wait mode	f _{CPU} = f _{MASTER} = 16MHz	HSE crystal osc. (16 MHz)	1.6	-	mA
			HSE user ext. clock (16 MHz)	1.1	1.3	
			HSI RC osc. (16 MHz)	0.89	1.5 ⁽¹⁾	
		f _{CPU} = f _{MASTER} /128 = 125kHz	HSI RC osc. (16 MHz)	0.7	0.88	
		f _{CPU} = f _{MASTER} /128 = 15.625kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128kHz	LSI RC osc. (128 kHz)	0.4	0.54	

Notes:

⁽¹⁾Tested in production

⁽²⁾Default clock configuration measured with all peripherals off.

Table 30: Total current consumption in wait mode at VDD = 3.3 V

Symbol	Parameter	Conditions		Typ	Max ⁽¹⁾	Unit
I _{DD(WFI)}	Supply current in wait mode	f _{CPU} = f _{MASTER} = 16MHz	HSE crystal osc. (16 MHz)	1.1	-	mA
			HSE user ext. clock (16 MHz)	1.1	1.3	
			HSI RC osc. (16 MHz)	0.89	1.1	
		f _{CPU} = f _{MASTER} / 128 = 125kHz	HSI RC osc. (16 MHz)	0.7	0.88	
		f _{CPU} = f _{MASTER} / 128 = 15.625kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128kHz	LSI RC osc. (128 kHz)	0.4	0.54	

Notes:

⁽¹⁾Data based on characterization results, not tested in production.

⁽²⁾Default clock configuration measured with all peripherals off.

9.3.2.3 Total current consumption in active halt mode

Unless otherwise specified, data are based on characterization results and not tested in production.

Table 31: Total current consumption in active halt mode at VDD = 5 V

Symbol	Parameter	Conditions			Typ	Max at 85 °C	Max at 125 °C	Max at 150 °C	Unit
		Main voltage regulator (MVR) ⁽¹⁾	Flash mode ⁽²⁾	Clock source					
I _{DD(AH)}	Supply current in active halt mode	On	Operating mode	HSE crystal osc. (16 MHz)	1030	-	-	-	μA
I _{DD(AH)}	Supply current in active halt mode	On	Operating mode	LSI RC osc. (128 kHz)	200	260	300	-	
I _{DD(AH)}	Supply current in active halt mode	On	Power-down mode	HSE crystal osc. (16 MHz)	970	-	-	-	
I _{DD(AH)}	Supply current in active halt mode	On	Power-down mode	LSI RC osc. (128 kHz)	150	200	230	-	
I _{DD(AH)}	Supply current in active halt mode	Off	Operating mode	LSI RC osc. (128 kHz)	66 ⁽³⁾	85 ⁽³⁾	140 ⁽³⁾	200 ⁽³⁾	
I _{DD(AH)}	Supply current in active halt mode		Power-down mode	LSI RC osc. (128 kHz)	10	20	40	-	

Notes:

⁽¹⁾ Configured by the REGAH bit in the CLK_ICKR register.

⁽²⁾ Configured by the AHALT bit in the FLASH_CR1 register.

⁽³⁾ Tested in production.

Table 32: Total current consumption in active halt mode at VDD = 3.3 V

Symbol	Parameter	Conditions			Typ	Max at 85 °C (1)	Max at 125 °C (1)	Unit
		Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source				
I _{DD(AH)}	Supply current in active halt mode	On	Operating mode	HSE crystal osc. (16 MHz)	550	-	-	µA
I _{DD(AH)}	Supply current in active halt mode	On	Operating mode	LSI RC osc. (128 kHz)	200	260	290	µA
I _{DD(AH)}			Power-down mode	HSE crystal osc. (6 MHz)	970	-	-	
I _{DD(AH)}				LSI RC osc. (128 kHz)	150	200	230	
I _{DD(AH)}								
I _{DD(AH)}	Supply current in active halt mode	Off	Operating mode	LSI RC osc. (128 kHz)	66	80	105	
I _{DD(AH)}			Power-down mode		10	18	35	

Notes:⁽¹⁾Data based on characterization results, not tested in production⁽²⁾Configured by the REGAH bit in the CLK_ICR register.⁽³⁾Configured by the AHALT bit in the FLASH_CR1 register.**9.3.2.4 Total current consumption in halt mode**

Unless otherwise specified, data based are on characterization results, and not tested in production

Table 33: Total current consumption in halt mode at VDD = 5 V

Symbol	Parameter	Conditions	Typ	Max at 85 °C	Max at 125 °C	Max at 150 °C	Unit
I _{DD(H)}	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	63	75	105	-	µA
		Flash in power-down mode, HSI clock after wakeup	6.0	20 ⁽¹⁾	55 ⁽¹⁾	80 ⁽¹⁾	

Notes:⁽¹⁾Tested in production.

Table 34: Total current consumption in halt mode at VDD = 3.3 V

Symbol	Parameter	Conditions	Typ	Max at 85 °C ⁽¹⁾	Max at 125 °C ⁽¹⁾	Unit
I _{DD(H)}	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	60	75	100	μA
		Flash in power-down mode, HSI clock after wakeup	4.5	17	30	

Notes:⁽¹⁾Data based on characterization results, not tested in production**9.3.2.5 Low power mode wakeup times**

Table 35: Wakeup times

Symbol	Parameter	Conditions			Typ	Max ⁽¹⁾	Unit
t _{WU(WFI)}	Wakeup time from wait mode to run mode ⁽²⁾	0 to 16 MHz			-	See note ⁽³⁾	μs
		f _{CPU} = f _{MASTER} = 16 MHz			0.56	-	
t _{WU(AH)}	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator on ⁽⁴⁾	Flash in operating mode ⁽⁵⁾	HSI (after wakeup)	1 ⁽⁶⁾	2 ⁽⁶⁾	
	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator on ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾	HSI (after wakeup)	3 ⁽⁶⁾	-	
	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator off ⁽⁴⁾	Flash in operating mode ⁽⁵⁾	HSI (after wakeup)	48 ⁽⁶⁾	-	
	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator off ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾	HSI (after wakeup)	50 ⁽⁶⁾	-	
t _{WU(H)}	Wakeup time from halt mode to run mode ⁽²⁾	Flash in operating mode ⁽⁵⁾			52	-	
		Flash in power-down mode ⁽⁵⁾			54	-	

Notes:

- ⁽¹⁾Data guaranteed by design, not tested in production.
⁽²⁾Measured from interrupt event to interrupt vector fetch.
⁽³⁾ $t_{WU}(WFI) = 2 \times 1/f_{master} + 67 \times 1/f_{CPU}$.
⁽⁴⁾Configured by the REGAH bit in the CLK_ICR register.
⁽⁵⁾Configured by the AHALT bit in the FLASH_CR1 register.
⁽⁶⁾Plus 1 LSI clock depending on synchronization.

9.3.2.6 Total current consumption and timing in forced reset state**Table 36: Total current consumption and timing in forced reset state**

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
$I_{DD(R)}$	Supply current in reset state ⁽²⁾	$V_{DD} = 5\text{ V}$	400	-	μA
		$V_{DD} = 3.3\text{ V}$	300	-	
$t_{RESETBL}$	Reset pin release to vector fetch		-	150	μs

Notes:

- ⁽¹⁾Data guaranteed by design, not tested in production.
⁽²⁾Characterized with all I/Os tied to V_{SS} .

9.3.2.7 Current consumption of on-chip peripherals

Subject to general operating conditions for V_{DD} and T_A .

HSI internal RC/ $f_{CPU} = f_{MASTER} = 16\text{ MHz}$, $V_{DD} = 5\text{ V}$

Table 37: Peripheral current consumption

Symbol	Parameter	Typ.	Unit
$I_{DD(TIM1)}$	TIM1 supply current ⁽¹⁾	210	μA
$I_{DD(TIM5)}$	TIM5 supply current ⁽¹⁾	130	
$I_{DD(TIM6)}$	TIM6 timer supply current ⁽¹⁾	50	
$I_{DD(UART1)}$	LINUART supply current ⁽²⁾	120	
$I_{DD(SPI)}$	SPI supply current ⁽²⁾	45	
$I_{DD(I^2C)}$	I ² C supply current ⁽²⁾	65	
$I_{DD(ADC1)}$	ADC1 supply current when converting ⁽³⁾	1000	

Notes:

- ⁽¹⁾Data based on a differential I_{DD} measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.
⁽²⁾Data based on a differential I_{DD} measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under

reset. No I/O pads toggling. Not tested in production.

⁽³⁾ Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions. Not tested in production.

9.3.2.8 Current consumption curves

The following figures show typical current consumption measured with code executing in RAM.

Figure 11: Typ $I_{DD}(\text{RUN})$ vs. V_{DD} HSE user external clock, fCPU = 16 MHz




Figure 12: Typ $I_{DD}(\text{RUN})$ vs. fCPU HSE user external clock, $V_{DD} = 5\text{ V}$








Figure 13: Typ $I_{DD}(\text{RUN})$ vs. V_{DD} HSI RC osc, $f_{\text{CPU}} = 16 \text{ MHz}$ Figure 14: Typ $I_{DD}(\text{WFI})$ vs. V_{DD} HSE user external clock, $f_{\text{CPU}} = 16 \text{ MHz}$ Figure 15: Typ $I_{DD}(\text{WFI})$ vs. f_{CPU} HSE user external clock, $V_{DD} = 5 \text{ V}$ 

Figure 16: Typ $I_{DD}(WFI)$ vs. V_{DD} HSI RC osc, $f_{CPU} = 16$ MHz

9.3.3 External clock sources and timing characteristics

HSE user external clock

Subject to general operating conditions for V_{DD} and T_A .


Table 38: HSE user external clock characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HSE_ext}	User external clock source frequency		0	16	MHz
$V_{HSEH}^{(1)}$	OSCIN input pin high level voltage		$0.7 \times V_{DD}$	$V_{DD} + 0.3 V$	V
$V_{HSEL}^{(1)}$	OSCIN input pin low level voltage		V_{SS}	$0.3 \times V_{DD}$	V
I_{LEAK_HSE}	OSCIN input leakage current	$V_{SS} < V_{IN} < V_{DD}$	-1	+1	μA

Notes:

⁽¹⁾Data based on characterization results, not tested in production.

Figure 17: HSE external clock source



HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 39: HSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE}	External high speed oscillator frequency		1	-	16	MHz
R_F	Feedback resistor		-	220	-	k Ω
$C^{(1)}$	Recommended load capacitance ⁽²⁾		-	-	20	pF
$I_{DD(HSE)}$	HSE oscillator power consumption	$C = 20$ pF, $f_{OSC} = 16$ MHz	-	-	6 (startup) 1.6 (stabilized) ⁽³⁾	mA
		$C = 10$ pF, $f_{OSC} = 16$ MHz	-	-	6 (startup) 1.2 (stabilized) ⁽³⁾	
g_m	Oscillator transconductance		5	-	-	mA/V
$t_{SU(HSE)}^{(4)}$	Startup time	V_{DD} is stabilized	-	1	-	ms

Notes:


⁽¹⁾C is approximately equivalent to 2 x crystal Cload.

⁽²⁾The oscillator selection can be optimized in terms of supply current using a high quality resonator with small Rm value. Refer to crystal manufacturer for more details

⁽³⁾Data based on characterization results, not tested in production.

⁽⁴⁾ $t_{SU(HSE)}$ is the start-up time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Figure 18: HSE oscillator circuit diagram

**HSE oscillator critical g_m equation**

$$g_{m\text{crit}} = (2 \times \pi \times f_{\text{HSE}})^2 \times R_m(2C_o + C)^2$$

R_m : Notional resistance (see crystal specification)

L_m : Notional inductance (see crystal specification)

C_m : Notional capacitance (see crystal specification)

C_o : Shunt capacitance (see crystal specification)

$C_{L1} = C_{L2} = C$: Grounded external capacitance

$g_m \gg g_{m\text{crit}}$

9.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and T_A .

High speed internal RC oscillator (HSI)

Table 40: HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency		-	16	-	MHz
ACC_{HSI}	HSI oscillator user trimming accuracy	Trimmed by the application for any V_{DD} and T_A conditions ⁽¹⁾	-	-	1.0 ⁽²⁾	%
			1.0 ⁽²⁾	-	0.5 ⁽²⁾	
	HSI oscillator accuracy (factory calibrated)	$3.0\text{V} \leq V_{DD} \leq 5.5\text{V}$, $-40^\circ\text{C} \leq T_A \leq 150^\circ\text{C}$	-5.0	-	5.0	
$t_{\text{su(HSI)}}$	HSI oscillator wakeup time		-	-	2.0 ⁽³⁾	μs

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD(HSI)}$	HSI oscillator power consumption		-	170	250 ⁽⁴⁾	μA

Notes:⁽¹⁾Refer to application note.⁽²⁾Depending on option byte setting (OPT3 and NOPT3)⁽³⁾Guaranteed by design, not tested in production⁽⁴⁾Data based on characterization results, not tested in production.**Low speed internal RC oscillator (LSI)**Subject to general operating conditions for V_{DD} and T_A .

Unless otherwise specified, data are based on characterization results, and not tested in production.

Table 41: LSI oscillator characteristics

Symbol	Parameter	Min	Typ	Max	Unit
f_{LSI}	Frequency	110 ⁽²⁾	128	150 ⁽²⁾	kHz
$t_{su(LSI)}$	LSI oscillator wake-up time	-	-	7	μs
$I_{DD(LSI)}$	LSI oscillator power consumption	-	5	-	μA

Notes:⁽¹⁾Tested in production.**9.3.5 Memory characteristics****RAM and hardware registers****Table 42: RAM and hardware registers**

Symbol	Parameter	Conditions	Min	Unit
V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	V_{IT-max} ⁽²⁾	V

Notes:⁽¹⁾Minimum supply voltage without losing data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design, not tested in production.⁽²⁾Refer to the Operating conditions section for the value of V_{IT-max}

Flash program memory/data EEPROM memoryGeneral conditions: $T_A = -40$ to $150\text{ }^{\circ}\text{C}$.**Table 43: Flash program memory/data EEPROM memory**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	Operating voltage (all modes, execution/write/erase)	$f_{CPU} \leq 16\text{ MHz}$ with 0 ws	3.0	-	5.5	V
	Operating voltage (code execution)		2.6	-	5.5	
t_{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/64 bytes)		-	6.0	6.6	ms
	Fast programming time for 1 block (64 bytes)		-	3.0	3.33	
t_{erase}	Erase time for 1 block (64 bytes)		-	3.0	3.33	

Table 44: Flash program memory

Symbol	Parameter	Conditions	Min	Max	Unit
t_{WE}	Temperature for writing and erasing		-40	150	$^{\circ}\text{C}$
N_{WE}	Flash program memory endurance (erase/write cycles) ⁽¹⁾	$T_A = +25\text{ }^{\circ}\text{C}$	1000	-	cycles
t_{RET}	Data retention time	$T_A = 25\text{ }^{\circ}\text{C}$	40	-	years
		$T_A = 55\text{ }^{\circ}\text{C}$	20	-	

Notes:

⁽¹⁾The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.

Table 45: Data memory

Symbol	Parameter	Conditions	Min	Max	Unit
t_{WE}	Temperature for writing and erasing		-40	150	$^{\circ}\text{C}$
N_{WE}	Data memory endurance (erase/write cycles) ⁽¹⁾	$T_A = +25\text{ }^{\circ}\text{C}$	300k	-	cycles
		$T_A = -40$ to $125\text{ }^{\circ}\text{C}$	100k ⁽²⁾	-	
t_{RET}	Data retention time	$T_A = 25\text{ }^{\circ}\text{C}$		-	years

Symbol	Parameter	Conditions	Min	Max	Unit
			40 ⁽²⁾⁽³⁾		
		T _A = 55°C	20 ⁽²⁾⁽³⁾	-	

Notes:

⁽¹⁾The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.

⁽²⁾More information on the relationship between data retention time and number of write/erase cycles is available in a separate technical document.

⁽³⁾Retention time for 256B of data memory after up to 1000 cycles at 125 °C.

9.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 46: I/O static characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL}	Input low level voltage	V _{DD} = 5 V	-0.3 V	-	0.3 x V _{DD}	V
V _{IH}	Input high level voltage		0.7 x V _{DD}	-	V _{DD} + 0.3	
V _{hys}	Hysteresis ⁽²⁾		-	700	-	mV
R _{pu}	Pull-up resistor	V _{DD} = 5 V, V _{IN} = V _{SS}	30	55	80	kΩ
t _R , t _F	Rise and fall time (10 % - 90 %)	Fast I/Os Load = 50 pF	-	-	35 ⁽²⁾	ns
		Standard and high sink I/Os Load = 50 pF	-	-	125 ⁽²⁾	
		Fast I/Os Load = 20 pF	-	-	20 ⁽²⁾	
		Standard and high sink I/Os Load = 20 pF	-	-	50 ⁽²⁾	
I _{lkg}	Digital input leakage current	V _{SS} ≤ V _{IN} ≤ V _{DD}	-	-	±1 ⁽³⁾	μA
I _{lkg ana}	Analog input leakage current	V _{SS} ≤ V _{IN} ≤ V _{DD}	-	-	±250 ⁽³⁾	nA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		$-40\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$				
		$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 500 ⁽³⁾	
		$-40\text{ }^{\circ}\text{C} \leq T_A \leq 150\text{ }^{\circ}\text{C}$				
$I_{lkg(inj)}$	Leakage current in adjacent I/O	Injection current $\pm 4\text{ mA}$	-	-	± 1 ⁽³⁾	μA

Notes:

⁽¹⁾ Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.

⁽²⁾ Data based on characterisation results, not tested in production.

⁽³⁾ Data guaranteed by design.

Figure 19: Typical VIL and VIH vs VDD @ 4 temperatures




Figure 20: Typical pull-up resistance vs VDD @ 4 temperatures




Figure 21: Typical pull-up current vs VDD @ 4 temperatures




Table 47: Output driving current (standard ports)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level with 8 pins sunk	I _{IO} = 10 mA, V _{DD} = 5 V	-	2.0	V
	Output low level with 4 pins sunk	I _{IO} = 4 mA, V _{DD} = 3.3 V	-	1.0 ⁽¹⁾	
V _{OH}	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	2.8	-	
	Output high level with 4 pins sourced	I _{IO} = 4 mA, V _{DD} = 3.3 V	2.1 ⁽¹⁾	-	

Notes:⁽¹⁾ Data based on characterization results, not tested in production

Table 48: Output driving current (true open drain ports)

Symbol	Parameter	Conditions	Max	Unit
V _{OL}	Output low level with 2 pins sunk	I _{IO} = 10 mA, V _{DD} = 5 V	1.0	V
V _{OL}	Output low level with 2 pins sunk	I _{IO} = 10 mA, V _{DD} = 3.3 V	1.5 ⁽¹⁾	
V _{OL}	Output low level with 2 pins sunk	I _{IO} = 20 mA, V _{DD} = 5 V	2.0 ⁽¹⁾	

Notes:⁽¹⁾ Data based on characterization results, not tested in production

Table 49: Output driving current (high sink ports)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{OL}	Output low level with 8 pins sunk	$I_{IO} = 10\text{ mA}$, $V_{DD} = 5\text{ V}$	-	0.8	V
V_{OL}	Output low level with 4 pins sunk	$I_{IO} = 10\text{ mA}$, $V_{DD} = 3.3\text{ V}$	-	1.0 ⁽¹⁾	V
	Output low level with 4 pins sunk	$I_{IO} = 20\text{ mA}$, $V_{DD} = 5\text{ V}$	-	1.5 ⁽¹⁾	
V_{OH}	Output high level with 8 pins sourced	$I_{IO} = 10\text{ mA}$, $V_{DD} = 5\text{ V}$	4.0	-	
	Output high level with 4 pins sourced	$I_{IO} = 10\text{ mA}$, $V_{DD} = 3.3\text{ V}$	2.1 ⁽¹⁾	-	
	Output high level with 4 pins sourced	$I_{IO} = 20\text{ mA}$, $V_{DD} = 5\text{ V}$	3.3 ⁽¹⁾	-	


Notes:⁽¹⁾Data based on characterization results, not tested in productionFigure 22: Typ. V_{OL} @ $V_{DD} = 5\text{ V}$ (standard ports)

Figure 23: Typ. VOL @ VDD = 3.3 V (standard ports)




Figure 24: Typ. VOL @ VDD = 5 V (true open drain ports)




Figure 25: Typ. VOL @ VDD = 3.3 V (true open drain ports)




Figure 26: Typ. VOL @ VDD = 5 V (high sink ports)




Figure 27: Typ. VOL @ VDD = 3.3 V (high sink ports)




Figure 28: Typ. VDD - VOH@ VDD = 5 V (standard ports)




Figure 29: Typ. VDD - VOH @ VDD = 3.3 V (standard ports)




Figure 30: Typ. VDD - VOH @ VDD = 5 V (high sink ports)





Figure 31: Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 3.3\text{ V}$ (high sink ports)

9.3.7 Reset pin characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified.

Table 50: NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}$	NRST input low level voltage ⁽¹⁾		-0.3	-	$0.3 \times V_{DD}$	V
$V_{IH(NRST)}$	NRST input high level voltage ⁽¹⁾	$I_{OL}=2\text{ mA}$	$0.7 \times V_{DD}$	-	$V_{DD} + 0.3$	
$V_{OL(NRST)}$	NRST output low level voltage ⁽¹⁾		-	-	0.5	
$R_{PU(NRST)}$	NRST pull-up resistor ⁽²⁾		30	55	80	kΩ
$t_{IFP(NRST)}$	NRST input filtered pulse ⁽³⁾		-	-	75	ns
$t_{INFP(NRST)}$	NRST input not filtered pulse ⁽³⁾		500	-	-	
$t_{OP(NRST)}$	NRST output pulse ⁽³⁾		20	-	-	μs

Notes:

⁽¹⁾ Data based on characterization results, not tested in production.

⁽²⁾ The R_{PU} pull-up equivalent resistor is based on a resistive transistor

⁽³⁾ Data guaranteed by design, not tested in production.

Figure 32: Typical NRST VIL and VIH vs VDD @ 4 temperatures




Figure 33: Typical NRST pull-up resistance vs VDD @ 4 temperatures






Figure 34: Typical NRST pull-up current vs VDD @ 4 temperatures



The reset network shown in the following figure protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below $V_{IL(NRST)}$ max. (see [Section 12.3.6: "I/O port pin characteristics"](#)), otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If NRST signal is used to reset external circuitry, attention must be taken to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. Minimum recommended capacity is 100 nF.

Figure 35: Recommended reset pin protection



9.3.8 SPI serial peripheral interface

Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. $t_{MASTER} = 1/f_{MASTER}$.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 51: SPI characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
$f_{SCK1}/$ $t_{c(SCK)}$	SPI clock frequency	Master mode	0	8	MHz
$f_{SCK1}/$ $t_{c(SCK)}$	SPI clock frequency	Slave mode	0	6	MHz
$t_{r(SCK)}$ $t_{f(SCK)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF		25	ns
$t_{su(NSS)}^{(2)}$	NSS setup time	Slave mode	4 x t_{MASTER}		
$t_{h(NSS)}^{(2)}$	NSS hold time	Slave mode	70		
$t_{w(SCKH)}^{(2)}$ $t_{w(SCKL)}^{(2)}$	SCK high and low time	Master mode	$t_{SCK}/$ 2 - 15	$t_{SCK}/$ 2 +15	
$t_{su(MI)}^{(2)}$ $t_{su(SI)}^{(2)}$	Data input setup time	Master mode	5		
		Slave mode	5		
$t_{h(MI)}^{(2)}$ $t_{h(SI)}^{(2)}$	Data input hold time	Master mode	7		
		Slave mode	10		
$t_{a(SO)}^{(2)(3)}$	Data output access time	Slave mode		3 x t_{MASTER}	
$t_{dis(SO)}^{(2)(4)}$	Data output disable time	Slave mode	25		
$t_{v(SO)}^{(2)}$	Data output valid time	Slave mode (after enable edge)		65	
$t_{v(MO)}^{(2)}$	Data output valid time	Master mode (after enable edge)		36	
$t_{h(SO)}^{(2)}$	Data output hold time	Slave mode (after enable edge)	27		
$t_{h(MO)}^{(2)}$	Data output hold time	Master mode (after enable edge)	11		

Notes:

⁽¹⁾ Parameters are given by selecting 10 MHz I/O output frequency.

⁽²⁾ Values based on design simulation and/or characterization results, and not tested in production.

⁽³⁾ Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

⁽⁴⁾ Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

Figure 36: SPI timing diagram - slave mode and CPHA = 0






Figure 37: SPI timing diagram - slave mode and CPHA = 1



1. Measurement points are made at CMOS levels: 0.3 VDD and 0.7 VDD.

Figure 38: SPI timing diagram - master mode(1)



1. Measurement points are made at CMOS levels: 0.3 VDD and 0.7 VDD.

9.3.9 I2C interface characteristics

Table 52: I2C characteristics

Symbol	Parameter	Standard mode I ² C		Fast mode I ² C ⁽¹⁾		Unit
		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	
t _w (SCLL)	SCL clock low time	4.7	-	1.3	-	μs
t _w (SCLH)	SCL clock high time	4.0	-	0.6	-	
t _{su} (SDA)	SDA setup time	250	-	100	-	ns
t _h (SDA)	SDA data hold time	- ⁽³⁾	3450	- ⁽⁴⁾	900 ⁽³⁾	
t _r (SDA)	SDA and SCL rise time	-	1000	-	300	
t _f (SCL)						
t _f (SDA)	SDA and SCL fall time	-	300	-	300	
t _f (SCL)						
t _h (STA)	START condition hold time	4.0	-	0.6	-	μs
t _{su} (STA)	Repeated START condition setup time	4.7	-	0.6	-	
t _{su} (STO)	STOP condition setup time	4.0	-	0.6	-	
t _w (STO:STA)	STOP to START condition time (bus free)	4.7	-	1.3	-	μs
t _{sp}	Pulse width of spikes suppressed by the input	0	50 ⁽⁵⁾	0	50 ⁽⁵⁾	ns

Symbol	Parameter	Standard mode I ² C		Fast mode I ² C ⁽¹⁾		Unit
		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	
	filter					
C _b	Capacitive load for each bus line	-	400	-	400	pF

Notes:


⁽¹⁾f_{MASTER}, must be at least 8 MHz to achieve max fast I2C speed (400kHz)

⁽²⁾Data based on standard I2C protocol requirement, not tested in production

⁽³⁾The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

⁽⁴⁾The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

⁽⁵⁾The minimum width of the spikes filtered by the analog filter is above t_{SP}(max).

Figure 39: Typical application with I2C bus and timing diagram

1. Measurement points are made at CMOS levels: 0.3 x V_{DD} and 0.7 x V_{DD}.

9.3.10 10-bit ADC characteristics

Subject to general operating conditions for V_{DD}, f_{MASTER}, and T_A unless otherwise specified.

Table 53: ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{ADC}	ADC clock frequency	V _{DD} = 3 to 5.5 V	1	-	4	MHz
		V _{DD} = 4.5 to 5.5 V	1	-	6	
V _{AIN}	Conversion voltage range ⁽¹⁾		V _{SS}	-	V _{DD}	V
V _{BGREF}	Internal bandgap reference voltage	V _{DD} = 3 to 5.5 V	1.19 ⁽²⁾	1.22	1.25 ⁽²⁾	V
C _{ADC}	Internal sample and hold capacitor		-	3	-	pF
t _S ⁽²⁾	Minimum sampling time	f _{ADC} = 4 MHz	-		-	μs

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
				0.75		
		$f_{\text{ADC}} = 6 \text{ MHz}$	-	0.5	-	
t_{STAB}	Wake-up time from standby		-	7	-	μs
t_{CONV}	Minimum total conversion time (including sampling time, 10-bit resolution)	$f_{\text{ADC}} = 4 \text{ MHz}$	3.5			μs
		$f_{\text{ADC}} = 6 \text{ MHz}$	2.33			μs
			14			$1/f_{\text{ADC}}$

Notes:

⁽¹⁾During the sample time the input capacitance C_{AIN} (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{s} . After the end of the sample time t_{s} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{s} depend on programming.

⁽²⁾Tested in production

Table 54: ADC accuracy with $R_{\text{AIN}} < 10 \text{ k}\Omega$, $V_{\text{DD}} = 5 \text{ V}$

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
$ E_{\text{T}} $	Total unadjusted error ⁽²⁾	$f_{\text{ADC}} = 2 \text{ MHz}$	1.6	3.5	LSB
		$f_{\text{ADC}} = 4 \text{ MHz}$	2.2	4	
		$f_{\text{ADC}} = 6 \text{ MHz}$	2.4	4.5	
$ E_{\text{O}} $	Offset error ⁽²⁾	$f_{\text{ADC}} = 2 \text{ MHz}$	1.1	2.5	
		$f_{\text{ADC}} = 4 \text{ MHz}$	1.5	3	
		$f_{\text{ADC}} = 6 \text{ MHz}$	1.8	3	
$ E_{\text{G}} $	Gain error ⁽²⁾	$f_{\text{ADC}} = 2 \text{ MHz}$	1.5	3	
		$f_{\text{ADC}} = 4 \text{ MHz}$	2.1	3	
		$f_{\text{ADC}} = 6 \text{ MHz}$	2.2	4	
$ E_{\text{D}} $	Differential linearity error ⁽²⁾	$f_{\text{ADC}} = 2 \text{ MHz}$	0.7	1.5	
		$f_{\text{ADC}} = 4 \text{ MHz}$	0.7	1.5	
		$f_{\text{ADC}} = 6 \text{ MHz}$	0.7	1.5	
$ E_{\text{L}} $	Integral linearity error ⁽²⁾	$f_{\text{ADC}} = 2 \text{ MHz}$	0.6	1.5	
		$f_{\text{ADC}} = 4 \text{ MHz}$	0.8	2	
		$f_{\text{ADC}} = 6 \text{ MHz}$	0.8	2	

Notes:

⁽¹⁾Data based on characterisation results, not tested in production.

⁽²⁾ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky

diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{\text{INJ(PIN)}}$ and $\Sigma I_{\text{INJ(PIN)}}$ in the I/O port pin characteristics section does not affect the ADC accuracy.


Table 55: ADC accuracy with $R_{\text{AIN}} < 10 \text{ k}\Omega$ R_{AIN} , $V_{\text{DD}} = 3.3 \text{ V}$

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
E _T	Total unadjusted error	f _{ADC} = 2 MHz	1.6	3.5	LSB
		f _{ADC} = 4 MHz	1.9	4	
E _O	Offset error	f _{ADC} = 2 MHz	1	2.5	
		f _{ADC} = 4 MHz	1.5	2.5	
E _G	Gain error	f _{ADC} = 2 MHz	1.3	3	
		f _{ADC} = 4 MHz	2	3	
E _D	Differential linearity error	f _{ADC} = 2 MHz	0.7	1	
		f _{ADC} = 4 MHz	0.7	1.5	
E _L	Integral linearity error	f _{ADC} = 2 MHz	0.6	1.5	
		f _{ADC} = 4 MHz	0.8	2	

Notes:

⁽¹⁾Data based on characterisation results, not tested in production.


Figure 40: ADC accuracy characteristics



1. Example of an actual transfer curve.
 2. The ideal transfer curve
 3. End point correlation line
- E_T = Total unadjusted error: maximum deviation between the actual and the ideal transfer curves.

E_O = Offset error: deviation between the first actual transition and the first ideal one.
 E_G = Gain error: deviation between the last ideal transition and the last actual one.
 E_D = Differential linearity error: maximum deviation between actual steps and the ideal one.
 E_L = Integral linearity error: maximum deviation between any actual transition and the end point correlation line.

Figure 41: Typical application with ADC



9.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

9.3.11.1 Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- FESD: Functional electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709 (EMC design guide for STMicrocontrollers).

9.3.11.2 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring. See application note AN1015 (Software techniques for improving microcontroller EMC performance).

Table 56: EMS data

Symbol	Parameter	Conditions	Level/ class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} = 3.3 V, T _A = 25 °C, f _{MASTER} = 16 MHz (HSI clock), conforming to IEC 61000-4-2	2/B ⁽¹⁾
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = 25 °C, f _{MASTER} = 16 MHz (HSI clock), conforming to IEC 61000-4-4	4/A ⁽¹⁾

Notes:

⁽¹⁾Data obtained with HSI clock configuration, after applying HW recommendations described in AN2860 (EMC guidelines for STM8S microcontrollers).

9.3.11.3 Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE IEC 61967-2 which specifies the board and the loading of each pin.

Table 57: EMI data

Symbol	Parameter	Conditions				Unit
		General conditions	Monitored frequency band	Max f _{HSE} /f _{CPU} ⁽¹⁾		
				16 MHz/8 MHz	16 MHz/16 MHz	
S _{EMI}	Peak level	V _{DD} = 5 V T _A = 25 °C LQFP32 package Conforming to SAE IEC 61967-2	0.1 MHz to 30 MHz	5	5	dBμV
			30 MHz to 130 MHz	4	5	
			130 MHz to 1 GHz	5	5	
	SAE EMI level	SAE EMI level	2.5	2.5		

Notes:

⁽¹⁾ Data based on characterisation results, not tested in production.

9.3.11.4 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, DLU and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

9.3.11.5 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: Human body model. This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Table 58: ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human body model)	$T_A = 25^\circ\text{C}$, conforming to JESD22-A114	A	4000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (Charge device model)	T_A LQFP32 package = 25°C , conforming to JESD22-C101	III	500	
$V_{ESD(MM)}$	Electrostatic discharge voltage (Machine model)	$T_A = 25^\circ\text{C}$, conforming to JESD22-A115	B	200	

Notes:

⁽¹⁾ Data based on characterization results, not tested in production

9.3.11.6 Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage (applied to each power supply pin)
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 59: Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
LU	Static latch-up class	$T_A = 25^\circ\text{C}$	A
		$T_A = 85^\circ\text{C}$	A
		$T_A = 125^\circ\text{C}$	A
		$T_A = 150^\circ\text{C}$	A

Notes:

⁽¹⁾ Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

10.1 32-pin LQFP package mechanical data

Figure 42: 32-pin low profile quad flat package (7 x 7)




Table 60: 32-pin low profile quad flat package mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
c	0.090		0.200	0.0035		0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3		5.600			0.2205	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3		5.600			0.2205	
e		0.800			0.0315	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc			0.100			0.0039

Notes:

⁽¹⁾Values in inches are converted from mm and rounded to 4 decimal digits

10.2 20-pin TSSOP package mechanical data

Figure 43: 20-pin, 4.40 mm body, 0.65 mm pitch




Table 61: 20-pin, 4.40 mm body, 0.65 mm pitch mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A			1.200			0.0472
A1	0.050		0.150	0.0020		0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190		0.300	0.0075		0.0118
c	0.090		0.200	0.0035		0.0079
D	6.400	6.500	6.600	0.2520	0.2559	0.2598
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772
e		0.650			0.0256	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
k	0.0°		8.0°	0.0°		8.0°

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
aaa			0.100			0.0039

Notes:

⁽¹⁾Values in inches are converted from mm and rounded to 4 decimal digits

11 Thermal characteristics

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in [Section 9.1: "Memory map"](#).

The maximum chip-junction temperature, T_{Jmax} , in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T_{Amax} is the maximum ambient temperature in °C
- Θ_{JA} is the package junction-to-ambient thermal resistance in °C/W
- P_{Dmax} is the sum of P_{INTmax} and $P_{I/Omax}$ ($P_{Dmax} = P_{INTmax} + P_{I/Omax}$)
- P_{INTmax} is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.
- $P_{I/Omax}$ represents the maximum power dissipation on output pins

Where:

$P_{I/Omax} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$, taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Table 62: Thermal characteristics

Symbol	Parameter ⁽¹⁾	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient TSSOP20 - 4 x 4 mm	110	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm	60	°C/W

Notes:

⁽¹⁾Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

11.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.

11.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code.

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature $T_{Amax} = 75$ °C (measured according to JESD51-2)
- $I_{DDmax} = 8$ mA, $V_{DD} = 5$ V
- Maximum 20 I/Os used at the same time in output at low level with
 $I_{OL} = 8$ mA, $V_{OL} = 0.4$ V
 $P_{INTmax} = 8$ mA x 5 V = 400 mW A_{max}

- $P_{Dmax} = 400 \text{ mW} + 64 \text{ mW}$
Thus: $P_{Dmax} = 464 \text{ mW}$

T_{Jmax} for LQFP32 can be calculated as follows, using the thermal resistance Θ_{JA} :


$$T_{Jmax} = 75 \text{ }^{\circ}\text{C} + (60 \text{ }^{\circ}\text{C/W} \times 464 \text{ mW}) = 75 \text{ }^{\circ}\text{C} + 27.8 \text{ }^{\circ}\text{C} = 102.8 \text{ }^{\circ}\text{C}$$

This is within the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ }^{\circ}\text{C}$).

In this case, parts must be ordered at least with the temperature range suffix 6.

12 Ordering information

Figure 44: Ordering information scheme



1. For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.
2. Customer specific FASTROM code or custom device configuration. This field shows 'SSS' if the device contains a super set silicon, usually equipped with bigger memory and more I/Os. This silicon is supposed to be replaced later by the target silicon.

13 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

13.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet your development requirements and to adapt your emulation system to support existing and future ST microcontrollers.

STice key features

- Occurrence and time profiling and code coverage (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on the fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows you to specify the components you need to meet your development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.

13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8, which are available in a free version that outputs up to 16 Kbytes of code.

13.2.1 STM8 toolset

STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com/mcu. This package includes:

ST Visual Develop – Full-featured integrated development environment from ST, featuring

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST Visual Programmer (STVP) – Easy-to-use, unlimited graphical interface allowing read, write and verify of your STM8 microcontroller's Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.

13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of your application directly from an easy-to-use graphical interface.

Available toolchains include:

- **Cosmic C compiler for STM8** – All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.
- **STM8 assembler linker** – Free assembly toolchain included in the STM8 toolset, which allows you to assemble and link your application source code.

13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on your application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming your STM8.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

14 Revision history

Table 63: Document revision history

Date	Revision	Changes
11-Oct-2013	1	Initial release.
28-Dec-2013	2	Changed datasheet status to Production data. Updated Figure STM8AF6223PxAx TSSOP20 pinout to add SPI_NSS to PD4, TLI to PD2, and change remap function on PB5 from TIM5_BKIN to TIM1_BKIN. Updated Table STM8AF6223PxAx TSSOP20 pin description to add SPI_NSS to PD4 and TLI to PD2 and update main and update default alternate function and alternate function after remap on pins 14 and 19. Updated Table STM8AF6223 TSSOP20 pin description and Table LQFP32 pin description. Updated AFR2 definition in STM8AF6223PxAx alternate function remapping bits [7:2]. Removed remapping option on PA3 for AFR[1:0]=10 in Table STM8AF6223PxAx alternate function remapping bits [1:0] for 20-pin packages. Added note and removed remapping option on PA3 for AFR[1:0]=11 in Table STM8AF6223 alternate function remapping bits [1:0] for 20-pin packages. Updated AFR2 definition in STM8AF6223 alternate function remapping bits [7:2] Added note below Table STM8AF6226T alternate function remapping bits [1:0] for 32-pin packages . Updated $I_{DD(AH)}$ at 150 °C in Table Total current consumption in active halt mode at VDD = 5 V. Updated Table I2C characteristics to modify th(SDA) and add tSP. Updated section C and assembly toolchains.

Please Read Carefully

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com