


Watchdog timer circuit

Datasheet - production data



Features

- Current consumption 13 μA typ.
- Available watchdog timeout periods are 3.4 ms, 6.3 ms, 102 ms, and 1.6 s
- · Chip enable input
- Open drain or push-pull WDO output
- Operating temperature range: –40 to 125 °C
- Package SOT23-5, SC70-5 (SOT323-5)
- ESD performanceHBM: 2000 VRCDM: 1000 V

Applications

- Telecommunications
- Alarm systems
- Industrial equipment
- Networking
- Medical equipment
- UPS (uninterruptible power supply)

Description

The STWD100 watchdog timer circuits are selfcontained devices which prevent system failures that are caused by certain types of hardware errors (such as, non-responding peripherals and bus contention) or software errors (such as bad code jump and code stuck in loop).

The STWD100 watchdog timer has an input, WDI, and an output, WDO. The input is used to clear the internal watchdog timer periodically within the specified timeout period, t_{wd} . While the system is operating correctly, it periodically toggles the watchdog input, WDI. If the system fails, the watchdog timer is not reset, a system alert is generated and the watchdog output, WDO, is asserted.

The STWD100 circuit also has an enable pin, EN, which can enable <u>or</u> disable the watchdog functionality. The EN pin is connected to the internal pull-down resistor. The device is enabled if the EN pin is left floating.

Contents STWD100

Contents

1	Pack	Package connections and pin description						
2	Fund	ctional description4						
3	Ope	ration 5						
	3.1	Watchdog input (WDI)						
	3.2	Watchdog output (WDO)5						
	3.3	Chip enable input (EN)						
	3.4	Applications information						
4	Wato	chdog timing 8						
5	Maxi	mum ratings						
6	DC a	and AC parameters14						
7	Pack	rage information						
	7.1	SOT23-5 package information						
	7.2	SC70 (SOT323-5) package information						
8	Orde	ering information						
9	Revi	sion history						



1 Package connections and pin description

Figure 1. SOT23-5 and SC70-5 (SOT323-5) package connections





Table 1. SOT23-5 and SC70-5 (SOT323-5) pin description

Pin number	Name	Description
1	WDO	Watchdog output
2	GND	Ground
3	EN	Enable pin
4	WDI	Watchdog input
5	V _{CC}	Supply voltage


2 Functional description

Figure 2. Logic diagram



Note: WDO output is available in open drain or push-pull configuration.

Figure 3. Block diagram



Note: Positive pulse on enable pin \overline{EN} longer than 1 μ s resets the watch

STWD100 Operation

3 Operation

The STWD100 device is used to detect an out-of-control MCU. The user has to ensure watchdog reset within the watchdog timeout period, otherwise the watchdog output is asserted and MCU is restarted. The STWD100 can also be enabled or disabled by the chip enable pin.

3.1 Watchdog input (WDI)

The WDI input has to be toggled within the watchdog timeout period, t_{WD} , otherwise the watchdog output, WDO, is asserted. The internal watchdog timer, which counts the t_{WD} period, is cleared either:

- 1. by a transition on watchdog output, WDO (see Figure 8) or
- 2. by a pulse on enable pin, EN (see Figure 10) or
- 3. by toggling WDI input (low-to-high on all versions and high-to-low on STWD100xW, STWD100xX and STWD100xY only).

The pulses on WDI input with a duration of at least 1 μ s are detected and glitches shorter than 100 ns are ignored.

If WDI is permanently tied high or low and EN is tied low, the WDO toggles every 3.4 ms (t_{WD}) on STWD100xP and every t_{WD} and t_{PW} on STWD100xW, STWD100xX and STWD100xY (see *Figure 8*).

3.2 Watchdog output (WDO)

When the V_{CC} exceeds the timer startup voltage V_{START} after power-up, the <u>internal</u> watchdog timer starts counting. If the timer is not cleared within the t_{WD} , the <u>WDO</u> will go low (see *Figure 6*).

After exceeding the t_{WD} , the WDO is asserted for t_{PW} on STWD100xW, STWD100xX and STWD100xY regardless of possible WDI transitions (see *Figure 9*). On STWD100xP WDO is asserted for a minimum of 10 μ s and a maximum of t_{WD} after exceeding the t_{WD} period (see *Figure 8* and *Figure 9*).

The STWD100 has an active low open drain or push-pull output. An external <u>pull-up</u> resistor connected to any supply voltage up to 6 V is required in case of open drain WDO output (see *Figure 4*). Select a resistor value large enough to register a logic low, and small enough to register a logic high while supplying all input current and leakage paths connected to the reset output line. A 10 k Ω pull-up resistor is sufficient in most applications.

Operation STWD100




Figure 4. Open drain WDO output connection

3.3 Chip enable input (\overline{EN})

All states mentioned in Section 3.1: Watchdog input (WDI) and Section 3.2: Watchdog output (WDO) are valid under the condition that EN is in logical low state.

The behavior of EN is common to all versions (i.e. STWD100xP, STWD100xW, STWD100xX and STWD100xY).

If the EN goes high after power-up in less than t_{WD} from the moment that V_{CC} exceeds the timer startup voltage, V_{START} , the WDO will stay high for the same time period as \overline{EN} , plus t_{WD} (see *Figure 10*).

If the $\overline{\text{EN}}$ goes high anytime during normal operation, the $\overline{\text{WDO}}$ will go high as well, but the minimum possible $\overline{\text{WDO}}$ pulse width is 10 µs (see *Figure 10*).

The pulses on the \overline{EN} pin with a duration of at least 1 µs are detected and glitches shorter than 100 ns are ignored.

5//

STWD100 Operation

3.4 Applications information

Interfacing to microprocessors with bidirectional reset pins

Microprocessors with bidirectional reset pins can contend with the STWD100 watchdog output, WDO. For example, if the WDO output is driven high and the micro wants to pull it low, signal contention will result. To prevent this from occurring, connect a 4.7 k Ω resistor between the WDO output and the microprocessors reset I/O as in *Figure 5*.





Figure 5. Interfacing to microprocessors with bidirectional reset I/O

Watchdog timing STWD100

4 Watchdog timing


Figure 6. Power-up



DocID14134 Rev 9

STWD100 Watchdog timing

Figure 7. Normal triggering



Watchdog timing STWD100


STWD100xP V_{CC} After a timeout and \overline{WDO} is asserted, it will stay low for t_{WD} time period, then WDI return high. If no WDI trigger event occurs, WDO will again twD t_{WD} t_{WD} t_{WD} t_{WD} t_{WD} assert low after t_{WD} time period. This cycle repeats WDO until a WDI trigger event occurs. $\overline{\mathsf{EN}}$ STWD100xW, STWD100xX, STWD100xY V_{CC} After a timeout and WDO is asserted, it will stay low for t_{PW} time period, then WDI return high. If no WDI trigger ^tPW t_{WD} t_{PW} t_{WD} t_{PW} t_{WD} tWD event occurs within tWD time period, WDO will again WDO assert low. This cycle repeats until a WDI trigger event EN X occurs while \overline{WDO} is high. Al12664

Figure 8. Timeout without re-trigger




STWD100 Watchdog timing

Figure 9. Trigger after timeout



Watchdog timing STWD100

Figure 10. Enable pin, EN, triggering



STWD100 Maximum ratings

5 Maximum ratings

Stressing the device above the rating listed in *Table 2* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Table 3* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	C
V _{IO}	Input or output voltage	–0.3 to V _{CC} 0.3	V
V _{CC}	Supply voltage	-0.3 to 7.0	V
I _O	Output current	20	mA
P _D	Power dissipation	320	mW

^{1.} Reflow at peak temperature of 260 °C (total thermal budget not to exceed 245 °C for greater than 30 seconds).

6 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in *Table 4* that follows, are derived from tests performed under the measurement conditions summarized in *Table 3*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 3. Operating and AC measurement conditions

Parameter	Value	Unit
V _{CC} supply voltage	2.7 to 5.5	V
Ambient operating temperature (T _A)	-40 to 125	°C
Input rise and fall times	≤5	ns
Input pulse voltages	0.2 to 0.8 V _{CC}	V
Input and output timing ref. voltages	0.3 to 0.7 V _{CC}	V

Table 4. DC and AC characteristics

I _{CC} V _C I _{LO} Op Inp V _{IH} Inp	pperating voltage CC supply current ppen drain output leakage current pput leakage current (WDI) pput high voltage (WDI, EN)	From output to the GND or V _{CC}	2.7 -1 -1	5 13	5.5 26 1	V	
I _{LO} Or	open drain output leakage current input leakage current (WDI) input high voltage (WDI, EN)	From output to the GND or V _{CC}		13	_		
Inp V _{IH} Inp	nput leakage current (WDI) nput high voltage (WDI, EN)	From output to the GND or V _{CC}			1		
V _{IH} Inp	nput high voltage (WDI, EN)		_1		'	μΑ	
	,				1		
V _{II} Ing	(I A AMBLEN)		0.7 V _{CC}				
'- '	nput low voltage (WDI, EN)				0.3 V _{CC}		
V 0	output low voltage (WDO)	$V_{CC} \ge 2.7 \text{ V, } I_{SINK} = 1.2 \text{ mA}$			0.3	V	
V _{OL} Οι	diput low voltage (WDO)	V _{CC} ≥ 4.5 V, I _{SINK} = 3.2 mA			0.4	v	
,, Οι	output high voltage (WDO)	$V_{CC} \ge 2.7 \text{ V, } I_{SOURCE} = 500 \mu\text{A}$	0.8 V _{CC}				
V _{OH} (pu	oush-pull only)	V _{CC} ≥ 4.5 V, I _{SOURCE} = 800 μA	0.8 V _{CC}				
Enable pin ((EN)						
EI	EN input pulse width		1			μs	
EI	EN glitch rejection			100			
EI	N-to-WDO delay (2)			200		ns	
EI	EN pull-down resistance		32	63	100	kΩ	
Watchdog ti	timer	•	1	ı	•		
V _{START} Tir	imer startup voltage		1.9	2.2	2.7	V	
		STWD100xP	2.3	3.4	4.6		
		STWD100xW	4.3	6.3	8.6		
t _{WD} Wa	/atchdog timeout period	STWD100YxW	5.1	6.3	8.6	ms	
		STWD100xX	71	102	142	•	
		STWD100xY	1.12	1.6	2.24	s	
t _{PW} Wa	/atchdog active time		140	210	280	ms	
WI	/DI-to-WDO delay ⁽³⁾			150		ns	
WI	/DI pulse width		1			μs	
WI	/DI glitch rejection			100		ns	

^{1.} Valid for ambient operating temperature: $T_A = -40$ to 125 °C; $V_{CC} = 2.7$ V to 5.5 V except where noted.

^{2.} \overline{WDO} will assert for minimum of 10 μs even if \overline{EN} transitions high.

^{3.} $\overline{\text{WDO}}$ will assert for minimum of 10 μs regardless of transition on WDI (valid for STWD100xP only).

Package information STWD100

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Note: The maximum ratings related to soldering conditions are also marked on the inner box label.



7.1 SOT23-5 package information

Figure 11. SOT23-5 - 5-lead small outline transistor package outline

Package information STWD100

Table 5. SOT23-5 - 5-lead small outline transistor mechanical data

	Dimensions						
Symbol	mm			inches			
	Тур.	Min.	Max.	Тур.	Min.	Max.	
Α	1.20	0.90	1.45	0.047	0.035	0.057	
A1			0.15			0.006	
A2	1.05	0.90	1.30	0.041	0.035	0.051	
В	0.40	0.35	0.50	0.016	0.014	0.020	
С	0.15	0.09	0.20	0.006	0.004	0.008	
D	2.90	2.80	3.00	0.114	0.110	0.118	
D1	1.90			0.075			
Е	2.80	2.60	3.00	0.110	0.102	0.118	
е	0.95			0.037			
F	1.60	1.50	1.75	0.063	0.059	0.069	
K		0°	10°		0°	10°	
L	0.35	0.10	0.60	0.014	0.004	0.024	

STWD100 Package information

7.2 SC70 (SOT323-5) package information

SIDE VIEW

SIDE VIEW

GAUGE PLANE

GAUGE PLA

Figure 12. SC70 (SOT323-5) - 5-lead small outline transistor package outline

SC70(SOT323-5)

Package information STWD100

Table 6. SC70 (SOT323-5) - 5-lead small outline transistor mechanical data

	Dimensions						
Symbol	mm			inches			
	Тур.	Min.	Max.	Тур.	Min.	Max.	
Α		0.80	1.10		0.031	0.043	
A1		0.00	0.10		0.000	0.004	
A2	0.90	0.80	1.00	0.035	0.031	0.039	
b		0.15	0.30		0.006	0.012	
С		0.10	0.22		0.004	0.009	
D	2.00	1.80	2.20	0.079	0.071	0.087	
Е	2.10	1.80	2.40	0.083	0.071	0.094	
E1	1.25	1.15	1.35	0.049	0.045	0.053	
е	0.65			0.026			
e1	1.30			0.051			
L	0.36	0.26	0.46	0.014	0.010	0.018	
<	-	0°	8°	_	0°	8°	
N	5				5		

8 Ordering information

Table 7. Order codes

Order code Temperatur range		Package	Packing	Topside marking
STWD100NWWY3F		SOT23-5		WNW
STWD100YNWWY3F (1)		SOT23-5 (automotive grade)		WYNW
STWD100NYWY3F	-40 to 125 °C	SOT23-5		WNY
STWD100YNYWY3F (1)		SOT23-5 (automotive grade)	Topo and rool	WYNY
STWD100NPWY3F		SOT23-5	Tape and reel	WNP
STWD100YNPWY3F (1)		SOT23-5 (automotive grade)		WYNP
STWD100PYW83F		SC70 (SOT323-5)		WPY
STWD100YNXWY3F (1)		SOT23-5 (automotive grade)		WYNX

Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.

Ordering information STWD100

Table 8. Ordering information scheme STWD100 Y

WY

3

Device type STWD100

Device grade

Example:

Y: automotive grade

Output type

N: open drain (active low)

P: push-pull (active low)

Device version

P: t_{WD} = 3.4 ms, t_{PW} = t_{WD} = 3.4 ms

W: $t_{WD} = 6.3 \text{ ms}$, $t_{PW} = 210 \text{ ms}$

 $X: t_{WD} = 102 \text{ ms}, t_{PW} = 210 \text{ ms}$

Y: t_{WD} = 1.6 s, t_{PW} = 210 ms

Package

WY: SOT23-5

W8: SC70-5 (SOT323-5)

Temperature range

3: -40 to +125 °C

Shipping method

F: ECOPACK[®] package, tape and reel

Note: Please check device version availability on: www.st.com. Please contact local ST sales

office for new device version request.

STWD100 Revision history

9 Revision history

Table 9. Document revision history

Date	Revision	Changes	
08-Nov-2007	1	Initial release.	
23-Jan-2008	2	Updated cover page and <i>Table 4</i> ; document status upgraded to full datasheet.	
28-Jan-2008	3	Updated cover page.	
17-Mar-2008	4	Updated cover page, Figure 4, 7, 9, and Table 4, 9.	
31-Jul-2008	5	Updated Features on cover page and Table 4.	
05-Mar-2012	6	Added product maturity information and section <i>Applications</i> , updated <i>Section 1</i> , <i>Section 3.4</i> , <i>Section 5</i> , <i>Section 6</i> , <i>Section 8</i> and <i>Section 8</i> , ECOPACK [®] text, minor text corrections throughout document.	
26-Oct-2012	7	Updated Features (added ESD information). Added Table 1: Device summary. Updated Table 7 (added automotive grade version to the device type). Minor corrections throughout document.	
11-Mar-2014	8	Updated <i>Table 1: Device summary</i> and <i>Table 7: Ordering information scheme</i> Added STWD100YxW and values to t _{WD} in <i>Table 4: DC and AC characteristics</i>	
25-Sep-2015	9	Updated layout: added Section 1: Package connections and pin description and Section 2: Functional description; renamed Section 7: Part numbering as Section 8: Ordering information; renamed Table 1: Device summary as Table 7: Order codes and moved to Section 8: Ordering information. Added new order code STWD100YNXWY3F to Table 7: Order codes. Removed Section 8: Package marking information	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved