

ADC0831/ADC0832/ADC0834/ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options

General Description

The ADC0831 series are 8-bit successive approximation A/D converters with a serial I/O and configurable input multiplexers with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRE serial data exchange standard for easy interface to the COPS family of processors, and can interface with standard shift registers or $\mu Ps.$

The 2-, 4- or 8-channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand-alone"

- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- 2-, 4- or 8-channel multiplexer options with address logic
- Shunt regulator allows operation with high voltage supplies
- 0V to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- TTL/MOS input/output compatible
- 0.3" standard width, 8-, 14- or 20-pin DIP package
- 20 Pin Molded Chip Carrier Package (ADC0838 only)
- Surface-Mount Package

Key Specifications


■ Resolution
 8 Bits
 ■ Total Unadjusted Error
 ±½ LSB and ±1 LSB

Single Supply 5 V_{DC}

Low Power 15 mW

Conversion Time 32 μs


Typical Application




TRI-STATE® is a registered trademark of National Semiconductor Corporation. COPS™ and MICROWIRE™ are trademarks of National Semiconductor Corporation.

Connection Diagrams

ADC0838 8-Channel Mux Small Outline/Dual-In-Line Package (WM and N)



ADC0834 4-Channel MUX
Small Outline/Dual-In-Line Package (WM and N)




COM internally connected to A GND

Top View

Top View

ADC0832 2-Channel MUX Dual-In-Line Package (N)




COM internally connected to GND.

 $V_{\mbox{\scriptsize REF}}$ internally connected to $V_{\mbox{\scriptsize CC}}.$

Top View


Top View

ADC0832 2-Channel MUX Small Outline Package (WM)




Top View


ADC0831 Single Differential Input Dual-In-Line Package (N)



ADC0831 Single Differential Input Small Outline Package (WM)



ADC0838 8-Channel MUX Molded Chip Carrier (PCC) Package (V)



Ordering Information

Part Number	Analog Input	Total	Package	Temperature
	Channels	Unadjusted Error		Range
ADC0831CCN	1	±1	Molded (N)	0°C to +70°C
ADC0831CCWM			SO(M)	0°C to +70°C
ADC0832CIWM	2	±1	SO(M)	-40°C to +85°C
ADC0832CCN			Molded (N)	0°C to +70°C
ADC0832CCWM			SO(M)	0°C to +70°C
ADC0834BCN	4	±1/2	Molded (N)	0°C to +70°C
ADC0834CCN	1	±1	Molded (N)	0°C to +70°C
ADC0834CCWM			SO(M)	0°C to +70°C
ADC0838BCV	8	±1/2	PCC (V)	0°C to +70°C
ADC0838CCV]	±1	PCC (V)	0°C to +70°C
ADC0838CCN			Molded (N)	0°C to +70°C
ADC0838CIWM			SO(M)	-40°C to +85°C
ADC0838CCWM			SO(M)	0°C to +70°C

See NS Package Number M14B, M20B, N08E, N14A, N20A or V20A

Absolute Maximum Ratings (Notes 1,

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{tabular}{lll} Current into V^+ (Note 3) & 15 mA \\ Supply Voltage, V_{CC} (Note 3) & 6.5V \end{tabular}$

Voltage

Logic Inputs $-0.3 \text{V to V}_{\text{CC}} +$

0.3V

Analog Inputs \$-0.3V\$ to $V_{\rm CC}$ +

0.3V

Input Current per Pin (Note 4) ± 5 mA Package ± 20 mA

Storage Temperature -65°C to +150°C

Package Dissipation

at T_A=25°C (Board Mount) 0.8W

Lead Temperature (Soldering 10

sec.)

Dual-In-Line Package (Plastic) 260°C

Molded Chip Carrier Package

 Vapor Phase (60 sec.)
 215°C

 Infrared (15 sec.)
 220°C

 ESD Susceptibility (Note 5)
 2000V

Operating Ratings (Notes 1, 2)

Supply Voltage, V_{CC} 4.5 V_{DC} to 6.3 V_{DC} Temperature Range $T_{MIN} \le T_A \le T_{MAX}$ ADC0832/8CIWM -40°C to +85°C

ADC0834BCN, ADC0838BCV, ADC0831/2/4/8CCN, ADC0838CCV,

ADC0831/2/4/8CCWM 0°C to +70°C

Converter and Multiplexer Electrical Characteristics The following specifications apply for $V_{CC} = V_{+} = V_{REF} = 5V$, $V_{REF} \le V_{CC} + 0.1V$, $T_{A} = T_{j} = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}.**

		Conditions	CIWM Devices			BCV, CCV, CCWM, BCN and CCN Devices			
Parameter			Тур	Tested	Design	Тур	Tested	Design	Units
			(Note 12)	Limit	Limit	(Note 12)	Limit	Limit	
				(Note 13)	(Note 14)		(Note 13)	(Note 14)	
CONVERTER AND MULTIF	PLEXE	R CHARACTERI	STICS		•				
Total Unadjusted Error		V _{REF} =5.00 V							
ADC0838BCV		(Note 6)					±1/2	±1/2	
ADC0834BCN							±1/2	±1/2	LSB
ADC0838CCV							±1	±1	(Max)
ADC0831/2/4/8CCN							±1	±1	
ADC0831/2/4/8CCWM							±1	±1	
ADC0832/8CIWM				±1					
Minimum Reference			3.5	1.3		3.5	1.3	1.3	kΩ
Input Resistance (Note 7)									
Maximum Reference			3.5	5.9		3.5	5.4	5.9	kΩ
Input Resistance (Note 7)									
Maximum Common-Mode				V _{CC} +0.05			V _{CC} +0.05	V _{CC} +0.05	V
Input Range (Note 8)									
Minimum Common-Mode				GND -0.05			GND -0.05	GND-0.05	V
Input Range (Note 8)									
DC Common-Mode Error			±1/16	±1/4		±1/16	±1/4	±1/4	LSB
Change in zero		15 mA into V+							
error from V _{CC} =5V		V _{CC} =N.C.							
to internal zener		V _{REF} =5V							
operation (Note 3)				1			1	1	LSB
V _Z , internal	MIN	15 mA into V+		6.3			6.3	6.3	
diode breakdown	MAX			8.5			8.5	8.5	V
(at V ₊) (Note 3)									

Converter and Multiplexer Electrical Characteristics The following specifications apply for $V_{CC} = V_{+} = V_{REF} = 5V$, $V_{REF} \leq V_{CC}$ +0.1V, $T_{A} = T_{j} = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} . (Continued)

					BCV, CCV, CCWM, BCN and CCN Devices		
	Typ (Note 12)	Tested Limit (Note 13)	Design Limit	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Units
			(Note 14)				
R CHARACTERI	STICS						
V _{CC} =5V±5%	±1/16	±1/4	±1/4	±1/16	±1/4	±1/4	LSB
On Channel=5V.		-0.2			-0.2	-1	μΑ
		-1					
Channel=0V							
On		+0.2			+0.2	+1	μA
Channel=0V,							· ·
Off		+1					
Channel=5V							
On		-0.2			-0.2	-1	μA
Channel=0V,							
Off		-1					
Channel=5V							
On		+0.2			+0.2	+1	μA
Channel=5V,							
Off		+1					
Channel=0V							
STICS		•	1	•			
V _{CC} =5.25V		2.0			2.0	2.0	V
V _{CC} =4.75V		0.8			0.8	0.8	V
V _{IN} =5.0V	0.005	1		0.005	1	1	μA
V _{IN} =0V	-0.005	-1		-0.005	-1	-1	μΑ
V _{CC} =4.75V							
I _{OUT} =-360 μA		2.4			2.4	2.4	V
Ι _{ΟυΤ} =-10 μΑ		4.5			4.5	4.5	V
		0.4			0.4	0.4	V
	-0.1	-3		-0.1	-3	-3	μA
		3		l	+3		μA
+	-14	.		-14			mA
V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA
00.00		-		-		-	
	0.9	2.5		0.9	2.5	2.5	mA
				5.0			''''
Includes	2.3	6.5		23	6.5	6.5	mA
	2.0	0.0			0.0	0.0	11174
	V _{CC} =5V±5% On Channel=5V, Off Channel=0V On Channel=0V, Off Channel=5V On Channel=5V On Channel=5V On Channel=5V Voc Channel=5V V _{CC} =5.25V V _{CC} =4.75V V _{IN} =0V V _{CC} =4.75V	On Channel=5V, Off Channel=0V On Channel=0V, Off Channel=5V On Channel=5V, Off Channel=5V, On Channel=5V, Off Channel=0V STICS V _{CC} =5.25V V _{CC} =4.75V 0.005 V _{IN} =5.0V 0.005 V _{IN} =0V -0.005 V _{CC} =4.75V I _{OUT} =-360 μA I _{OUT} =-10 μA V _{CC} =4.75V I _{OUT} =1.6 mA V _{OUT} =0V V _{OUT} =5V 0.1 V _{OUT} =0V -14 V _{OUT} =V _{CC} 16 Includes 2.3 Ladder 2.3	V _{CC} =5V±5% ±1/16 ±1/4 On -0.2 Channel=5V, Off -1 Channel=0V, Off +0.2 Channel=0V, Off +1 Channel=5V -0.2 Channel=5V, Off -1 Channel=5V, Off +1 Channel=5V, Off +1 Channel=5V, Off +1 Channel=5V, Off +1 Vac=4.75V 0.8 V _{CC} =5.25V 2.0 V _{CC} =4.75V 0.8 V _{IN} =5.0V 0.005 1 V _{IN} =5.0V 0.005 1 V _{IN} =5.0V 0.005 1 V _{IN} =0V -0.005 -1 V _{CC} =4.75V 0.4 2.4 I _{OUT} =-1.6 mA V _{OUT} =0V 0.1 -3 V _{OUT} =5V 0.1 3 V _{OUT} =0V -14 -6.5 Includes 2.3 6.5 Includes 2.3 6.5	V _{CC} =5V±5% ±1/16 ±¼ ±¼ On -0.2 Channel=5V, Off -1 Channel=6V, Off +0.2 Channel=6V, Off +1 Channel=5V, Off -1 Channel=5V, Off +0.2 Channel=5V, Off +1 Channel=6V, V _{CC} =5.25V 0.8 Channel=6V, V _{CC} =4.75V <td< td=""><td> V_{CC}=5V±5%</td><td> V_{CC}=5V±5%</td><td> V_{CC}=5V±5%</td></td<>	V _{CC} =5V±5%	V _{CC} =5V±5%	V _{CC} =5V±5%

AC Characteristics

The following specifications apply for V_{CC} = 5V, t_r = t_f = 20 ns and 25°C unless otherwise specified.

			Тур	Tested	Design	Limit
Parameter		Conditions	(Note 12)	Limit	Limit	Units
				(Note 13)	(Note 14)	
f _{CLK} , Clock Frequency	Min			10		kHz
	Max				400	kHz
t _C , Conversion Time		Not including MUX Addressing Time		8		1/f _{CLK}
Clock Duty Cycle	Min				40	%
(Note 10)	Max				60	%
t _{SET-UP} , CS Falling Edge or					250	ns
Data Input Valid to CLK						
Rising Edge						
t _{HOLD} , Data Input Valid					90	ns
after CLK Rising Edge						
t _{pd1} , t _{pd0} —CLK Falling		C _L =100 pF				
Edge to Output Data Valid		Data MSB First	650		1500	ns
(Note 11)		Data LSB First	250		600	ns
t _{1H} , t _{0H} , —Rising Edge of		C _L =10 pF, R _L =10k	125		250	ns
CS to Data Output and		(see TRI-STATE® Test Circuits)				
SARS Hi–Z		C _L =100 pf, R _L =2k		500		ns
C _{IN} , Capacitance of Logic			5			pF
Input						
C _{OUT} , Capacitance of Logic			5			pF
Outputs						

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground plugs.

Note 3: Internal zener diodes (6.3 to 8.5V) are connected from V+ to GND and V_{CC} to GND. The zener at V+ can operate as a shunt regulator and is connected to V_{CC} via a conventional diode. Since the zener voltage equals the A/D's breakdown voltage, the diode insures that V_{CC} will be below breakdown when the device is powered from V+. Functionality is therefore guaranteed for V+ operation even though the resultant voltage at V_{CC} may exceed the specified Absolute Max of 6.5V. It is recommended that a resistor be used to limit the max current into V+. (See *Figure 3* in Functional Description Section 6.0)

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supply rails $(V_{IN} \le V^-)$ or $V_{IN} \ge V^+)$ the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

Note 7: Cannot be tested for ADC0832.

Note 8: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 1 μs. The maximum time the clock can be high is 60 μs. The clock can be stopped when low so long as the analog input voltage remains stable.

Note 11: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.

Note 12: Typicals are at 25°C and represent most likely parametric norm.

Note 13: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 14: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.