



# 16-BIT, 1-MSPS, PSEUDO-BIPOLAR DIFFERENTIAL SAR ADC WITH ON-CHIP ADC DRIVER (OPA) AND 4-CHANNEL DIFFERENTIAL MULTIPLEXER

## FEATURES

- 1.0-MHz Sample Rate, Zero Latency at Full Speed
- 16-Bit Resolution
- Supports Pseudo-Bipolar Differential Input Range: -4 V to +4 V with 2-V Common-Mode
- Built-In Four Channel, Differential Ended Multiplexer; with Channel Count Selection and Auto/Manual Mode
- On-Board Differential ADC Driver (OPA)
- Buffered Reference Output to Level Shift Bipolar  $\pm 4$ -V Input with External Resistance Divider
- Reference/2 Output to Set Common-Mode for External Signal Conditioner
- 16-/8-Bit Parallel Interface
- SNR: 95.4dB Typ at 2-kHz I/P
- THD: -118dB Typ at 2-kHz I/P
- Power Dissipation: 331.25 mW at 1 MSPS
- Internal Reference
- Internal Reference Buffer
- 64-Pin QFN Package

## APPLICATIONS

- Medical Imaging/CT Scanners
- Automated Test Equipment
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

## DESCRIPTION

The ADS8254 is a high-performance analog system-on-chip (SoC) device with an 16-bit, 1-MSPS A/D converter, 4-V internal reference, an on-chip ADC driver (OPA), and a 4-channel differential multiplexer. The channel count of the multiplexer and auto/manual scan modes of the device are user selectable.

The ADC driver is designed to leverage the very high noise performance of the differential ADC at optimum power usage levels.

The ADS8254 outputs a buffered reference signal for level shifting of a  $\pm 4$ -V bipolar signal with an external resistance divider. A  $V_{ref}/2$  output signal is available to set the common-mode of a signal conditioning circuit. The device also includes an 16-/8-bit parallel interface.


The ADS8254 is available in a 9 mm x 9 mm, 64-pin QFN package and is characterized from -40°C to 85°C.

## HIGH-SPEED SAR CONVERTER FAMILY

| TYPE/SPEED                        | 500 kHz | ~600 kHz    | 750 kHz | 1 MHz   | 1.25 MHz    | 2 MHz       | 3 MHz   | 4MHz    |
|-----------------------------------|---------|-------------|---------|---------|-------------|-------------|---------|---------|
| 18-Bit Pseudo-Diff                | ADS8383 | ADS8381     |         | ADS8481 |             |             |         |         |
|                                   |         | ADS8380 (s) |         |         |             |             |         |         |
| 18-Bit Pseudo-Bipolar, Fully Diff |         | ADS8382 (s) |         | ADS8284 | ADS8484     |             |         |         |
|                                   |         |             |         | ADS8482 |             |             |         |         |
| 16-Bit Pseudo-Diff                | ADS8327 | ADS8370 (s) | ADS8371 | ADS8471 | ADS8401     | ADS8411     |         |         |
|                                   | ADS8328 |             |         |         | ADS8405     | ADS8410 (s) |         |         |
|                                   | ADS8319 |             |         |         |             |             |         |         |
| 16-Bit Pseudo-Bipolar, Fully Diff | ADS8318 | ADS8372 (s) |         | ADS8472 | ADS8402     | ADS8412     |         | ADS8422 |
|                                   |         |             |         | ADS8254 | ADS8406     | ADS8413 (s) |         |         |
| 14-Bit Pseudo-Diff                |         |             |         |         | ADS7890 (s) |             | ADS7891 |         |
| 12-Bit Pseudo-Diff                |         |             |         | ADS7886 |             | ADS7883     |         | ADS7881 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION<sup>(1)</sup>

| MODEL     | MAXIMUM INTEGRAL LINEARITY (LSB) | MAXIMUM DIFFERENTIAL LINEARITY (LSB) | NO MISSING CODES AT RESOLUTION (BIT) | PACKAGE TYPE | PACKAGE DESIGNATOR | TEMPERATURE RANGE | ORDERING INFORMATION | TRANSPORT MEDIA QUANTITY |
|-----------|----------------------------------|--------------------------------------|--------------------------------------|--------------|--------------------|-------------------|----------------------|--------------------------|
| ADS8254IB | ±0.75                            | ±0.5                                 | 16                                   | 64-pin QFN   | RGC                | –40°C to 85°C     | ADS8254IBRGCT        | 250                      |
|           |                                  |                                      |                                      |              |                    |                   | ADS8254IBRGCR        | 2000                     |
| ADS8254I  | ±1.5                             | ±0.5                                 | 16                                   |              |                    |                   | ADS8254IRGCT         | 250                      |
|           |                                  |                                      |                                      |              |                    |                   | ADS8254IRGCR         | 2000                     |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, refer to the TI website at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                                                  | VALUE                 | UNIT                                      |
|--------------------------------------------------|-----------------------|-------------------------------------------|
| CH(i) to AGND (both P and M inputs)              | VEE–0.3 to VCC + 0.3  | V                                         |
| VCC to VEE                                       | –0.3 to 18            | V                                         |
| +VA to AGND                                      | –0.3 to 7             | V                                         |
| +VBD to BDGND                                    | –0.3 to 7             | V                                         |
| ADC control digital input voltage to GND         | –0.3 to (+VBD + 0.3)  | V                                         |
| ADC control digital output to GND                | –0.3 to (+VBD + 0.3)  | V                                         |
| Multiplexer control digital input voltage to GND | –0.3 to (+VA + 0.3)   | V                                         |
| Power control digital input voltage to GND       | –0.3 to (+VCC + 0.3)  | V                                         |
| Operating temperature range                      | –40 to 85             | °C                                        |
| Storage temperature range                        | –65 to 150            | °C                                        |
| Junction temperature (T <sub>J</sub> max)        | 150                   | °C                                        |
| QFN package                                      | Power dissipation     | (T <sub>J</sub> Max–T <sub>A</sub> )/ θJA |
|                                                  | θJA Thermal impedance | 86                                        |
| Lead temperature, soldering                      | Vapor phase (60 sec)  | 215                                       |
|                                                  | Infrared (15 sec)     | 220                                       |

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# ADS8254

SLAS643–MARCH 2009

[www.ti.com](http://www.ti.com)

## SPECIFICATIONS

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{EE} = -5\text{ V}$ ,  $+V_A = 5\text{ V}$ ,  $+V_{BD} = 5\text{ V}$  or  $3.3\text{ V}$ ,  $V_{ref} = 4\text{ V}$ ,  $f_{SAMPLE} = 1\text{ MSPS}$  (unless otherwise noted)

| PARAMETER                                                    |           | TEST CONDITIONS                                                                                                            | MIN                 | TYP           | MAX                 | UNIT               |
|--------------------------------------------------------------|-----------|----------------------------------------------------------------------------------------------------------------------------|---------------------|---------------|---------------------|--------------------|
| <b>ANALOG INPUT</b>                                          |           |                                                                                                                            |                     |               |                     |                    |
| Full-scale input voltage at multiplexer input <sup>(1)</sup> |           | CH(i)P–CH(i)M                                                                                                              | $-V_{ref}$          |               | $V_{ref}$           | V                  |
| Absolute input range at multiplexer input                    |           | CH (i)                                                                                                                     | $-0.2$              |               | $V_{ref} + 0.2$     | V                  |
| Input common-mode voltage                                    |           | $[\text{CH}(i)\text{P} + \text{CH}(i)\text{M}] / 2$                                                                        | $(V_{ref})/2 - 0.2$ | $(V_{ref})/2$ | $(V_{ref})/2 + 0.2$ | V                  |
| <b>SYSTEM PERFORMANCE</b>                                    |           |                                                                                                                            |                     |               |                     |                    |
| Resolution                                                   |           |                                                                                                                            |                     | 16            |                     | Bits               |
| No missing codes                                             | ADS8254IB |                                                                                                                            | 16                  |               |                     | Bits               |
|                                                              | ADS8254I  |                                                                                                                            | 16                  |               |                     |                    |
| Integral linearity <sup>(2)</sup>                            | ADS8254IB |                                                                                                                            | $-0.75$             | $\pm 0.4$     | 0.75                | LSB <sup>(3)</sup> |
|                                                              | ADS8254I  |                                                                                                                            | $-1.5$              | $\pm 0.4$     | 1.5                 |                    |
| Differential linearity                                       | ADS8254IB | At 18-bit level                                                                                                            | $-0.5$              | $\pm 0.32$    | 0.5                 | LSB <sup>(3)</sup> |
|                                                              | ADS8254I  |                                                                                                                            | $-0.5$              | $\pm 0.32$    | 0.5                 |                    |
| Offset error <sup>(4)</sup>                                  | ADS8254IB |                                                                                                                            | $-0.5$              | $\pm 0.05$    | 0.5                 | mV                 |
|                                                              | ADS8254I  |                                                                                                                            | $-0.5$              | $\pm 0.05$    | 0.5                 |                    |
| Gain error <sup>(4)</sup>                                    | ADS8254IB | External reference                                                                                                         | $-0.1$              | $\pm 0.025$   | 0.1                 | %FS                |
|                                                              | ADS8254I  |                                                                                                                            | $-0.1$              | $\pm 0.025$   | 0.1                 |                    |
| DC Power supply rejection ratio                              |           | At 3FFF0 <sub>H</sub> output code. For +V <sub>A</sub> or V <sub>CC</sub> , V <sub>EE</sub> variation of 0.5V individually |                     | 80            |                     | dB                 |
| <b>SAMPLING DYNAMICS</b>                                     |           |                                                                                                                            |                     |               |                     |                    |
| Conversion time                                              |           | +V <sub>BD</sub> = 5 V                                                                                                     |                     | 625           | 650                 | ns                 |
|                                                              |           | +V <sub>BD</sub> = 3 V                                                                                                     |                     | 625           | 650                 | ns                 |
| Acquisition time                                             |           | +V <sub>BD</sub> = 5 V                                                                                                     | 320                 | 350           |                     | ns                 |
|                                                              |           | +V <sub>BD</sub> = 3 V                                                                                                     | 320                 | 350           |                     |                    |
| Maximum throughput rate                                      |           |                                                                                                                            |                     |               | 1.0                 | MHz                |
| Aperture delay                                               |           |                                                                                                                            |                     | 4             |                     | ns                 |
| Aperture jitter                                              |           |                                                                                                                            |                     | 5             |                     | ps                 |
| Settling time to 0.5 LSB                                     |           | For ADC only                                                                                                               |                     | 150           |                     | ns                 |
|                                                              |           | For OPA (OP1, OP2)+ Mux                                                                                                    |                     | 700           |                     |                    |
| Over voltage recovery                                        |           | For ADC only                                                                                                               |                     | 150           |                     | ns                 |
| <b>DYNAMIC CHARACTERISTICS</b>                               |           |                                                                                                                            |                     |               |                     |                    |
| Total harmonic distortion (THD) <sup>(4)</sup>               | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 2 kHz                                                                                        |                     | $-118$        |                     | dB                 |
|                                                              | ADS8254IB |                                                                                                                            |                     | $-118$        |                     |                    |
|                                                              | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 10 kHz                                                                                       |                     | $-105$        |                     | dB                 |
|                                                              | ADS8254IB |                                                                                                                            |                     | $-105$        |                     |                    |
|                                                              | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 100 kHz, LoPWR = 0                                                                           |                     | $-100$        |                     | dB                 |
|                                                              | ADS8254IB |                                                                                                                            |                     | $-100$        |                     |                    |
| Signal to noise ratio (SNR)                                  | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 2 kHz                                                                                        |                     | 95.4          |                     | dB                 |
|                                                              | ADS8254IB |                                                                                                                            | 94                  | 95.4          |                     |                    |
|                                                              | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 10 kHz                                                                                       |                     | 95            |                     | dB                 |
|                                                              | ADS8254IB |                                                                                                                            |                     | 95            |                     |                    |
|                                                              | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 100 kHz, LoPWR = 0                                                                           |                     | 93            |                     | dB                 |
|                                                              | ADS8254IB |                                                                                                                            |                     | 94.5          |                     |                    |

(1) Ideal input span, does not include gain or offset error.

(2) Measured relative to actual measured reference. This is endpoint INL, not best fit.

(3) LSB means least significant bit

(4) Calculated on the first nine harmonics of the input frequency.

**SPECIFICATIONS (continued)**

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{EE} = -5\text{ V}$ ,  $+V_A = 5\text{ V}$ ,  $+V_{BD} = 5\text{ V}$  or  $3.3\text{ V}$ ,  $V_{ref} = 4\text{ V}$ ,  $f_{SAMPLE} = 1\text{ MSPS}$  (unless otherwise noted)

| PARAMETER                              |           | TEST CONDITIONS                                                                          | MIN         | TYP             | MAX       | UNIT   |
|----------------------------------------|-----------|------------------------------------------------------------------------------------------|-------------|-----------------|-----------|--------|
| Signal to noise + distortion (SINAD)   | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 2 kHz                                                      | 95.2        |                 |           | dB     |
|                                        | ADS8254IB |                                                                                          | 95.2        |                 |           |        |
|                                        | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 10 kHz                                                     | 94.5        |                 |           | dB     |
|                                        | ADS8254IB |                                                                                          | 94.5        |                 |           |        |
|                                        | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 100 kHz, LoPWR = 0                                         | 92.2        |                 |           | dB     |
|                                        | ADS8254IB |                                                                                          | 93.4        |                 |           |        |
| Spurious free dynamic range (SFDR)     | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 2 kHz                                                      | 120         |                 |           | dB     |
|                                        | ADS8254IB |                                                                                          | 120         |                 |           |        |
|                                        | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 10 kHz                                                     | 106         |                 |           | dB     |
|                                        | ADS8254IB |                                                                                          | 106         |                 |           |        |
|                                        | ADS8254I  | $V_{IN} = 4\text{ V}_{pp}$ at 100 kHz, LoPWR = 0                                         | 101         |                 |           | dB     |
|                                        | ADS8254IB |                                                                                          | 101         |                 |           |        |
| –3dB Small signal bandwidth            |           |                                                                                          | 8           |                 |           | MHz    |
| VOLTAGE REFERENCE INPUT (REFIN)        |           |                                                                                          |             |                 |           |        |
| Reference voltage at REFIN, $V_{ref}$  |           |                                                                                          | 3.0         | 4.096           | +VA – 0.8 | V      |
| Reference input current <sup>(5)</sup> |           |                                                                                          | 1           |                 |           | μA     |
| INTERNAL REFERENCE OUTPUT (REFOUT)     |           |                                                                                          |             |                 |           |        |
| Internal reference start-up time       |           | From 95% (+VA), with 1-μF storage capacitor                                              | 120         |                 |           | ms     |
| Reference voltage range, $V_{ref}$     |           |                                                                                          | 4.081       | 4.096           | 4.111     | V      |
| Source current                         |           | Static load                                                                              | 10          |                 |           | μA     |
| Line regulation                        |           | +VA = 4.75 V ~ 5.25 V                                                                    | 60          |                 |           | μV     |
| Drift                                  |           | $I_O = 0$                                                                                | ±6          |                 |           | PPM/°C |
| BUFFERED REFERENCE OUTPUT (BUF-REF)    |           |                                                                                          |             |                 |           |        |
| Output current                         |           | REFIN = 4V, at 85°C                                                                      | 70          |                 |           | mA     |
| REFERENCE/2 OUTPUT (VCMO)              |           |                                                                                          |             |                 |           |        |
| Output current                         |           | REFIN = 4V, at +85°C                                                                     | 50          |                 |           | μA     |
| ANALOG MULTIPLEXER                     |           |                                                                                          |             |                 |           |        |
| Number of channels                     |           |                                                                                          | 8           |                 |           |        |
| Channel to channel crosstalk           |           | 100 kHz i/p                                                                              | –95         |                 |           | dB     |
| Channel selection                      |           | Auto sequencer with selection of channel count OR Manual selection through control lines |             |                 |           |        |
| DIGITAL INPUT-OUTPUT                   |           |                                                                                          |             |                 |           |        |
| ADC CONTROL PINS                       |           |                                                                                          |             |                 |           |        |
| Logic Family-CMOS                      |           |                                                                                          |             |                 |           |        |
| Logic level                            | $V_{IH}$  | $I_{IH} = 5\text{ }\mu\text{A}$                                                          | $+V_{BD}-1$ | $+V_{BD} + 0.3$ |           | V      |
|                                        | $V_{IL}$  | $I_{IL} = 5\text{ }\mu\text{A}$                                                          | 0.3         | 0.8             |           | V      |
|                                        | $V_{OH}$  | $I_{OH} = 2\text{ TTL loads}$                                                            | $+V_{BD}-6$ | $+V_{BD}$       |           | V      |
|                                        | $V_{OL}$  | $I_{OL} = 2\text{ TTL loads}$                                                            | 0           | 0.4             |           | V      |
| MULTIPLEXER CONTROL PINS               |           |                                                                                          |             |                 |           |        |
| Logic Family - CMOS                    |           |                                                                                          |             |                 |           |        |
| Logic Level                            | $I_{IH}$  | $I_{IH} = 5\text{ }\mu\text{A}$                                                          | 2.3         | $+VA +0.3$      |           | V      |
|                                        | $I_{IL}$  | $I_{IL} = 5\text{ }\mu\text{A}$                                                          | –0.3        | 0.8             |           | V      |
| POWER CONTROL PINS                     |           |                                                                                          |             |                 |           |        |
| Logic Family - CMOS                    |           |                                                                                          |             |                 |           |        |
| Logic Level                            | $V_{IH}$  | $I_{IH} = 5\text{ }\mu\text{A}$                                                          | 2.3         | $+VA +0.3$      |           | V      |
|                                        | $V_{IL}$  | $I_{IL} = 5\text{ }\mu\text{A}$                                                          | –0.3        | 0.8             |           | V      |

(5) Can vary ±20%

# ADS8254

SLAS643–MARCH 2009

[www.ti.com](http://www.ti.com)

## SPECIFICATIONS (continued)

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{EE} = -5\text{ V}$ ,  $+V_A = 5\text{ V}$ ,  $+V_{BD} = 5\text{ V}$  or  $3.3\text{ V}$ ,  $V_{ref} = 4\text{ V}$ ,  $f_{SAMPLE} = 1\text{ MSPS}$  (unless otherwise noted)

| PARAMETER                                                           |      | TEST CONDITIONS                                                                         | MIN   | TYP | MAX  | UNIT |    |
|---------------------------------------------------------------------|------|-----------------------------------------------------------------------------------------|-------|-----|------|------|----|
| POWER SUPPLY REQUIREMENTS                                           |      |                                                                                         |       |     |      |      |    |
| Power supply voltage                                                | +VBD |                                                                                         | 2.7   | 3.3 | 5.25 | V    |    |
|                                                                     | +VA  |                                                                                         | 4.75  | 5   | 5.25 | V    |    |
|                                                                     | VCC  |                                                                                         | 4.75  | 5   | 7.5  | V    |    |
|                                                                     | VEE  |                                                                                         | −7.5  | −5  | −3   | V    |    |
| ADC driver positive supply (VCC) current (for OP1 and OP2 together) |      | VCC = +5, VEE = -5V, CH0 - CH3 p and m inputs shorted to each other and connected to 2V | 11.65 |     |      | mA   |    |
| ADC driver negative supply (VEE) current (for OP1 and OP2 together) |      | VCC = +5, CH0 - CH3 p and m inputs shorted to each other and connected to 2V            | 9.6   |     |      | mA   |    |
| +VA Supply Current, 1MHz Sample Rate                                |      |                                                                                         | 45    |     |      | 50   | mA |
| Reference buffer (BUF-REF) supply current (VCC to GND)              |      | VCC= +5, PD-RBUF = 0, Quiescent current                                                 | 8     |     |      | mA   |    |
|                                                                     |      | VCC = 5, PD-RBUF = 1 <sup>(6)</sup>                                                     | 10    |     |      | μA   |    |
| TEMPERATURE RANGE                                                   |      |                                                                                         |       |     |      |      |    |
| Operating free air                                                  |      |                                                                                         | −40   |     | 85   | °C   |    |

(6) PD-RBUF=1 powers down the Reference buffer (BUF-REF), note that it does not 3-state the BUF-REF output.

## TIMING CHARACTERISTICS

All specifications typical at –40°C to 85°C, +VA = +VBD = 5 V <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

| PARAMETER       |                                                                                                                                                                                                                                                                                                | MIN            | TYP | MAX | UNIT |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|-----|-----|------|
| $t_{(CONV)}$    | Conversion time                                                                                                                                                                                                                                                                                |                |     | 650 | ns   |
| $t_{(ACQ)}$     | Acquisition time                                                                                                                                                                                                                                                                               | 320            |     |     | ns   |
| $t_{(HOLD)}$    | Sample capacitor hold time                                                                                                                                                                                                                                                                     |                |     | 25  | ns   |
| $t_{pd1}$       | $\overline{CONVST}$ low to BUSY high                                                                                                                                                                                                                                                           |                |     | 40  | ns   |
| $t_{pd2}$       | Propagation delay time, end of conversion to BUSY low                                                                                                                                                                                                                                          |                |     | 15  | ns   |
| $t_{pd3}$       | Propagation delay time, start of convert state to rising edge of BUSY                                                                                                                                                                                                                          |                |     | 15  | ns   |
| $t_{w1}$        | Pulse duration, $\overline{CONVST}$ low                                                                                                                                                                                                                                                        | 40             |     |     | ns   |
| $t_{su1}$       | Setup time, $\overline{CS}$ low to $\overline{CONVST}$ low                                                                                                                                                                                                                                     | 20             |     |     | ns   |
| $t_{w2}$        | Pulse duration, $\overline{CONVST}$ high                                                                                                                                                                                                                                                       | 20             |     |     | ns   |
|                 | $\overline{CONVST}$ falling edge jitter                                                                                                                                                                                                                                                        |                |     | 10  | ps   |
| $t_{w3}$        | Pulse duration, BUSY signal low                                                                                                                                                                                                                                                                | $t_{(ACQ)min}$ |     |     | ns   |
| $t_{w4}$        | Pulse duration, BUSY signal high                                                                                                                                                                                                                                                               |                |     | 650 | ns   |
| $t_{h1}$        | Hold time, first data bus transition ( $\overline{RD}$ low, or $\overline{CS}$ low for read cycle, or BYTE or BUS18/16 input changes) after $\overline{CONVST}$ low                                                                                                                            | 40             |     |     | ns   |
| $t_{d1}$        | Delay time, $\overline{CS}$ low to $\overline{RD}$ low                                                                                                                                                                                                                                         | 0              |     |     | ns   |
| $t_{su2}$       | Setup time, $\overline{RD}$ high to $\overline{CS}$ high                                                                                                                                                                                                                                       | 0              |     |     | ns   |
| $t_{w5}$        | Pulse duration, $\overline{RD}$ low                                                                                                                                                                                                                                                            | 50             |     |     | ns   |
| $t_{en}$        | Enable time, $\overline{RD}$ low (or $\overline{CS}$ low for read cycle) to data valid                                                                                                                                                                                                         |                |     | 20  | ns   |
| $t_{d2}$        | Delay time, data hold from $\overline{RD}$ high                                                                                                                                                                                                                                                | 5              |     |     | ns   |
| $t_{d3}$        | Delay time, BUS18/16 or BYTE rising edge or falling edge to data valid                                                                                                                                                                                                                         | 10             |     | 20  | ns   |
| $t_{w6}$        | Pulse duration, $\overline{RD}$ high                                                                                                                                                                                                                                                           | 20             |     |     | ns   |
| $t_{w7}$        | Pulse duration, $\overline{CS}$ high                                                                                                                                                                                                                                                           | 20             |     |     | ns   |
| $t_{h2}$        | Hold time, last $\overline{RD}$ (or $\overline{CS}$ for read cycle ) rising edge to $\overline{CONVST}$ falling edge                                                                                                                                                                           | 50             |     |     | ns   |
| $t_{pd4}$       | Propagation delay time, BUSY falling edge to next $\overline{RD}$ (or $\overline{CS}$ for read cycle) falling edge                                                                                                                                                                             | 0              |     |     | ns   |
| $t_{d4}$        | Delay time, BYTE edge to BUS18/16 edge skew                                                                                                                                                                                                                                                    | 0              |     |     | ns   |
| $t_{su3}$       | Setup time, BYTE or BUS18/16 transition to $\overline{RD}$ falling edge                                                                                                                                                                                                                        | 10             |     |     | ns   |
| $t_{h3}$        | Hold time, BYTE or BUS18/16 transition to $\overline{RD}$ falling edge                                                                                                                                                                                                                         | 10             |     |     | ns   |
| $t_{dis}$       | Disable time, $\overline{RD}$ high ( $\overline{CS}$ high for read cycle) to 3-stated data bus                                                                                                                                                                                                 |                |     | 20  | ns   |
| $t_{d5}$        | Delay time, BUSY low to MSB data valid delay                                                                                                                                                                                                                                                   |                |     | 0   | ns   |
| $t_{d6}$        | Delay time, $\overline{CS}$ rising edge to BUSY falling edge                                                                                                                                                                                                                                   | 50             |     |     | ns   |
| $t_{d7}$        | Delay time, BUSY falling edge to $\overline{CS}$ rising edge                                                                                                                                                                                                                                   | 50             |     |     | ns   |
| $t_{su5}$       | BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16 transition setup time, from BUS18/16 to next BUS18/16.                                                                                                                                                   | 50             |     |     | ns   |
| $t_{su(ABORT)}$ | Setup time from the falling edge of $\overline{CONVST}$ (used to start the valid conversion) to the next falling edge of $\overline{CONVST}$ (when $CS = 0$ and $\overline{CONVST}$ are used to abort) or to the next falling edge of $\overline{CS}$ (when $\overline{CS}$ is used to abort). | 60             |     | 550 | ns   |

(1) All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of +VBD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .

(2) See timing diagrams.

(3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.

# ADS8254

SLAS643–MARCH 2009

[www.ti.com](http://www.ti.com)

## TIMING CHARACTERISTICS

All specifications typical at  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $+V_A = 5\text{ V}$   $+V_{BD} = 3\text{ V}$  <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

| PARAMETER              |                                                                                                                                                                                                                                                                                                                                          | MIN                          | TYP | MAX | UNIT |
|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----|-----|------|
| $t_{(\text{CONV})}$    | Conversion time                                                                                                                                                                                                                                                                                                                          |                              |     | 650 | ns   |
| $t_{(\text{ACQ})}$     | Acquisition time                                                                                                                                                                                                                                                                                                                         | 310                          |     |     | ns   |
| $t_{(\text{HOLD})}$    | Sample capacitor hold time                                                                                                                                                                                                                                                                                                               |                              |     | 25  | ns   |
| $t_{\text{pd1}}$       | $\overline{\text{CONVST}}$ low to BUSY high                                                                                                                                                                                                                                                                                              |                              |     | 40  | ns   |
| $t_{\text{pd2}}$       | Propagation delay time, end of conversion to BUSY low                                                                                                                                                                                                                                                                                    |                              |     | 25  | ns   |
| $t_{\text{pd3}}$       | Propagation delay time, start of convert state to rising edge of BUSY                                                                                                                                                                                                                                                                    |                              |     | 25  | ns   |
| $t_{\text{w1}}$        | Pulse duration, $\overline{\text{CONVST}}$ low                                                                                                                                                                                                                                                                                           | 40                           |     |     | ns   |
| $t_{\text{su1}}$       | Setup time, $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ low                                                                                                                                                                                                                                                                 | 20                           |     |     | ns   |
| $t_{\text{w2}}$        | Pulse duration, CONVST high                                                                                                                                                                                                                                                                                                              | 20                           |     |     | ns   |
|                        | $\overline{\text{CONVST}}$ falling edge jitter                                                                                                                                                                                                                                                                                           |                              |     | 10  | ps   |
| $t_{\text{w3}}$        | Pulse duration, BUSY signal low                                                                                                                                                                                                                                                                                                          | $t_{(\text{ACQ})\text{min}}$ |     |     | ns   |
| $t_{\text{w4}}$        | Pulse duration, BUSY signal high                                                                                                                                                                                                                                                                                                         |                              |     | 650 | ns   |
| $t_{\text{h1}}$        | Hold time, first data bus transition ( $\overline{\text{RD}}$ low, or $\overline{\text{CS}}$ low for read cycle, or BYTE or BUS18/16 input changes) after $\overline{\text{CONVST}}$ low                                                                                                                                                 | 40                           |     |     | ns   |
| $t_{\text{d1}}$        | Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low                                                                                                                                                                                                                                                                     | 0                            |     |     | ns   |
| $t_{\text{su2}}$       | Setup time, $\overline{\text{RD}}$ high to $\overline{\text{CS}}$ high                                                                                                                                                                                                                                                                   | 0                            |     |     | ns   |
| $t_{\text{w5}}$        | Pulse duration, $\overline{\text{RD}}$ low                                                                                                                                                                                                                                                                                               | 50                           |     |     | ns   |
| $t_{\text{en}}$        | Enable time, $\overline{\text{RD}}$ low (or $\overline{\text{CS}}$ low for read cycle) to data valid                                                                                                                                                                                                                                     |                              |     | 30  | ns   |
| $t_{\text{d2}}$        | Delay time, data hold from $\overline{\text{RD}}$ high                                                                                                                                                                                                                                                                                   | 5                            |     |     | ns   |
| $t_{\text{d3}}$        | Delay time, BUS18/16 or BYTE rising edge or falling edge to data valid                                                                                                                                                                                                                                                                   | 10                           |     | 30  | ns   |
| $t_{\text{w6}}$        | Pulse duration, $\overline{\text{RD}}$ high                                                                                                                                                                                                                                                                                              | 20                           |     |     | ns   |
| $t_{\text{w7}}$        | Pulse duration, $\overline{\text{CS}}$ high                                                                                                                                                                                                                                                                                              | 20                           |     |     | ns   |
| $t_{\text{h2}}$        | Hold time, last $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle ) rising edge to $\overline{\text{CONVST}}$ falling edge                                                                                                                                                                                                | 50                           |     |     | ns   |
| $t_{\text{pd4}}$       | Propagation delay time, BUSY falling edge to next $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle) falling edge                                                                                                                                                                                                         | 0                            |     |     | ns   |
| $t_{\text{d4}}$        | Delay time, BYTE edge to BUS18/16 edge skew                                                                                                                                                                                                                                                                                              | 0                            |     |     | ns   |
| $t_{\text{su3}}$       | Setup time, BYTE or BUS18/16 transition to $\overline{\text{RD}}$ falling edge                                                                                                                                                                                                                                                           | 10                           |     |     | ns   |
| $t_{\text{h3}}$        | Hold time, BYTE or BUS18/16 transition to $\overline{\text{RD}}$ falling edge                                                                                                                                                                                                                                                            | 10                           |     |     | ns   |
| $t_{\text{dis}}$       | Disable time, $\overline{\text{RD}}$ high ( $\overline{\text{CS}}$ high for read cycle) to 3-stated data bus                                                                                                                                                                                                                             |                              |     | 30  | ns   |
| $t_{\text{d5}}$        | Delay time, BUSY low to MSB data valid delay                                                                                                                                                                                                                                                                                             |                              |     | 0   | ns   |
| $t_{\text{d6}}$        | Delay time, $\overline{\text{CS}}$ rising edge to BUSY falling edge                                                                                                                                                                                                                                                                      | 50                           |     |     | ns   |
| $t_{\text{d7}}$        | Delay time, BUSY falling edge to $\overline{\text{CS}}$ rising edge                                                                                                                                                                                                                                                                      | 50                           |     |     | ns   |
| $t_{\text{su5}}$       | BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16 transition setup time, from BUS18/16 to next BUS18/16.                                                                                                                                                                                             | 50                           |     |     | ns   |
| $t_{\text{su(ABORT)}}$ | Setup time from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when $\text{CS} = 0$ and $\overline{\text{CONVST}}$ are used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort). | 70                           |     | 550 | ns   |

(1) All input signals are specified with  $t_r = t_f = 5\text{ ns}$  (10% to 90% of  $+V_{BD}$ ) and timed from a voltage level of  $(V_{\text{IL}} + V_{\text{IH}})/2$ .

(2) See timing diagrams.

(3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.


## MULTIPLEXER TIMING REQUIREMENTS

 $V_{\text{CC}} = 4.75\text{ V}$  to  $7.5\text{ V}$ ,  $V_{\text{EE}} = -3\text{ V}$  to  $-7.5\text{ V}$ 

|                  | MIN | TYP | MAX | UNIT |
|------------------|-----|-----|-----|------|
| $t_{\text{su6}}$ |     |     | 600 | ns   |
| $t_{\text{d8}}$  | 600 |     |     | ns   |



## PIN ASSIGNMENTS



## PIN FUNCTIONS

| PIN                          |        | I/O | DESCRIPTION                                                                                                                                          |
|------------------------------|--------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------|
| NO                           | NAME   |     |                                                                                                                                                      |
| MULTIPLEXER INPUT PINS       |        |     |                                                                                                                                                      |
| 17                           | CH0P   | I   | Non-inverting analog input for differential multiplexer channel number 0. Device performance is optimized for 50 ohm source impedance at this input. |
| 18                           | CH0M   | I   | Inverting analog input for differential multiplexer channel number 0. Device performance is optimized for 50 ohm source impedance at this input.     |
| 19                           | CH1P   | I   | Non-inverting analog input for differential multiplexer channel number 1. Device performance is optimized for 50 ohm source impedance at this input. |
| 20                           | CH1M   | I   | Inverting analog input for differential multiplexer channel number 1. Device performance is optimized for 50 ohm source impedance at this input.     |
| 29                           | CH2P   | I   | Non-inverting analog input for differential multiplexer channel number 2. Device performance is optimized for 50 ohm source impedance at this input. |
| 30                           | CH2M   | I   | Inverting analog input for differential multiplexer channel number 2. Device performance is optimized for 50 ohm source impedance at this input.     |
| 31                           | CH3P   | I   | Non-inverting analog input for differential multiplexer channel number 3. Device performance is optimized for 50 ohm source impedance at this input. |
| 32                           | CH3M   | I   | Inverting analog input for differential multiplexer channel number 3. Device performance is optimized for 50 ohm source impedance at this input.     |
| ADC INPUT PINS               |        |     |                                                                                                                                                      |
| 25                           | INP    | I   | ADC Non inverting input., connect 1nF cap across INP and INM                                                                                         |
| 27                           | INM    | I   | ADC Inverting input, connect 1nF cap across INP and INM                                                                                              |
| REFERENCE INPUT/ OUTPUT PINS |        |     |                                                                                                                                                      |
| 8, 9                         | REFM   | I   | Reference ground.                                                                                                                                    |
| 10                           | REFIN  | I   | Reference Input. Add 0.1-μF decoupling capacitor between REFIN and REFM.                                                                             |
| 11                           | REFOUT | O   | Reference Output. Add 1-μF capacitor between the REFOUT pin and REFM pin when internal reference is used.                                            |

**PIN FUNCTIONS (continued)**

| PIN                      |          | I/O | DESCRIPTION                                                                                                                                                                                                             |          |            |
|--------------------------|----------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------|
| NO                       | NAME     |     |                                                                                                                                                                                                                         |          |            |
| 14                       | VCMO     | O   | This pin outputs Refin/2 and can be used to set common-mode voltage of differential analog inputs.                                                                                                                      |          |            |
| 15                       | BUF-REF  | O   | Buffered reference output. Useful to level shift bipolar signals using external resistors.                                                                                                                              |          |            |
| POWER CONTROL PINS       |          |     |                                                                                                                                                                                                                         |          |            |
| 21                       | PD-RBUF  | I   | High on this pin powers down the reference buffer (BUF-REF).                                                                                                                                                            |          |            |
| MULTIPLEXER CONTROL PINS |          |     |                                                                                                                                                                                                                         |          |            |
| 33                       | AUTO     | I   | High level on this pin selects 'Auto' mode for multiplexer scanning. Low level selects manual mode of multiplexer scanning                                                                                              |          |            |
| 34                       | C3       | I   | In auto mode (AUTO=1) multiplexer channel selection is reset to CH0 on rising edge of MXCLK while C3=1. The pin is 'do not care' in manual mode.                                                                        |          |            |
| 35                       | C2       | I   | Acts as multiplexer address bit when AUTO=0 (Manual mode). In auto mode (AUTO=1) C2 and C1 select the last multiplexer channel (channel count) in the auto scan sequence.                                               |          |            |
| 36                       | C1       | I   | Acts as multiplexer address LSB when AUTO=0 (Manual mode). In auto mode (AUTO=1) C2 and C1 select the last multiplexer channel (channel count) in the auto scan sequence.                                               |          |            |
| 37                       | MXCLK    | I   | Multiplexer channel is selected on rising edge of MXCLK irrespective of whether it is auto or manual mode. Device BUSY output can be connected to MXCLK so that device selects next channel at the end of every sample. |          |            |
| ADC DATA BUS             |          |     |                                                                                                                                                                                                                         |          |            |
| 42-49, 52-59             | Data Bus |     | 8-BIT BUS                                                                                                                                                                                                               |          | 16-BIT BUS |
|                          |          |     | BYTE = 0                                                                                                                                                                                                                | BYTE = 1 | BYTE = 0   |
| 42                       | DB15     | O   | D15 (MSB)                                                                                                                                                                                                               | D7       | D15(MSB)   |
| 43                       | DB14     | O   | D14                                                                                                                                                                                                                     | D6       | D14        |
| 44                       | DB13     | O   | D13                                                                                                                                                                                                                     | D5       | D13        |
| 45                       | DB12     | O   | D12                                                                                                                                                                                                                     | D4       | D12        |
| 46                       | DB11     | O   | D11                                                                                                                                                                                                                     | D3       | D11        |
| 47                       | DB10     | O   | D10                                                                                                                                                                                                                     | D2       | D10        |
| 48                       | DB9      | O   | D9                                                                                                                                                                                                                      | D1       | D9         |
| 49                       | DB8      | O   | D8                                                                                                                                                                                                                      | D0       | D8         |
| 52                       | DB7      | O   | D7                                                                                                                                                                                                                      | All ones | D7         |
| 53                       | DB6      | O   | D6                                                                                                                                                                                                                      | All ones | D6         |
| 54                       | DB5      | O   | D5                                                                                                                                                                                                                      | All ones | D5         |
| 55                       | DB4      | O   | D4                                                                                                                                                                                                                      | All ones | D4         |
| 56                       | DB3      | O   | D3                                                                                                                                                                                                                      | All ones | D3         |
| 57                       | DB2      | O   | D2                                                                                                                                                                                                                      | All ones | D2         |
| 58                       | DB1      | O   | D1                                                                                                                                                                                                                      | All ones | D1         |
| 59                       | DB0      | O   | D0 (LSB)                                                                                                                                                                                                                | All ones | D0 (LSB)   |
| ADC CONTROL PINS         |          |     |                                                                                                                                                                                                                         |          |            |
| 62                       | BUSY     | O   | Status output. This pin is held high when device is converting.                                                                                                                                                         |          |            |
| 1                        | BYTE     | I   | Byte Select Input. Used for 8-bit bus reading. Refer to the ADC DATA BUS description above.                                                                                                                             |          |            |
| 2                        | CONVST   | I   | Convert start. This input is active low and can act independent of the CS\ input.                                                                                                                                       |          |            |
| 3                        | RD       | I   | Synchronization pulse for the parallel output.                                                                                                                                                                          |          |            |
| 4                        | CS       | I   | Chip Select.                                                                                                                                                                                                            |          |            |
| DEVICE POWER SUPPLIES    |          |     |                                                                                                                                                                                                                         |          |            |
| 22                       | VEE      |     | Negative supply for OPA (OP1, OP2)                                                                                                                                                                                      |          |            |
| 23, 24                   | VCC      |     | Positive supply for OPA (OP1, OP2, BUF-REF)                                                                                                                                                                             |          |            |
| 5, 7, 13, 38, 40         | +VA      |     | Analog power supply.                                                                                                                                                                                                    |          |            |
| 6, 12, 26, 39, 41        | AGND     |     | Analog ground.                                                                                                                                                                                                          |          |            |
| 50, 63                   | +VBD     |     | Digital Power Supply For ADC Bus.                                                                                                                                                                                       |          |            |
| 51                       | BGND     |     | Digital ground for ADC bus interface digital supply.                                                                                                                                                                    |          |            |
| NOT CONNECTED PINS       |          |     |                                                                                                                                                                                                                         |          |            |
| 16, 28, 60, 61, 64       | NC       |     | No connection.                                                                                                                                                                                                          |          |            |

## DEVICE OPERATION AND TIMING DIAGRAMS

The ADS8254 is analog system-on-chip (SoC) device. The device includes a multiplexer, a single-ended input/differential output ADC driver and differential input high-performance ADC, an additional internal reference, a buffered reference output, and a REF/2 output.

Figure 1 shows the basic operation of the device (including all elements). Subsequent sections describe the detailed timings of the individual blocks of the device (primarily the multiplexer and ADC).




Figure 1. Device Operation


As shown in the diagram, the device can be controlled with only one ( $\overline{\text{CONVST}}$ ) digital input. On the falling edge of  $\overline{\text{CONVST}}$ , the  $\text{BUSY}$  output of the device goes high. A high level on  $\text{BUSY}$  indicates the device has sampled the signal and it is converting the sample into its digital equivalent. After the conversion is complete, the  $\text{BUSY}$  output falls to a logic low level and the device output data corresponding to the recently converted sample is available for reading.

It is recommended (not mandatory) to short the  $\text{BUSY}$  output of the device to the  $\text{MXCLK}$  input. The device selects a new channel at every rising edge of  $\text{MXCLK}$ . The multiplexer is differential. The multiplexer and ADC driver are designed to settle to the 18-bit level before sampling; even at the maximum conversion speed.

**ADC Control and Timing:** The timing diagrams in this section describe ADC operation; multiplexer operation is described in the following sections.




**Figure 2. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  Toggling**




†Signal internal to device

**Figure 3. Timing for Conversion and Acquisition Cycles With  $\overline{CS}$  Toggling,  $\overline{RD}$  Tied to BDGND**



†Signal internal to device

**Figure 4. Timing for Conversion and Acquisition Cycles With  $\overline{CS}$  Tied to BDGND,  $\overline{RD}$  Toggling**



†Signal internal to device

Figure 5. Timing for Conversion and Acquisition Cycles With  $\overline{CS}$  and  $\overline{RD}$  Tied to BDGND - Auto Read




Figure 6. Detailed Timing for Read Cycles

# ADS8254

SLAS643–MARCH 2009

[www.ti.com](http://www.ti.com)

**Multiplexer:** The multiplexer has two modes of sequencing namely auto sequencing and manual sequencing. Multiplexer mode selection and operation is controlled with the AUTO, C1, C2, C3, and MXCLK pins.


**Auto Sequencing:** A logic one level on the AUTO pin selects auto sequencing mode. It is possible to select the number of channels to be scanned (always starting from channel zero) in auto sequencing mode. Pins C1 and C2 select the channel count (last channel in the auto sequence).

On every rising edge of MXCLK while C3 is at the logic zero level, the next higher channel (in ascending order) is selected. Channel selection rolls over to channel zero on the rising edge of MXCLK after channel selection reaches the *channel count* (last channel in the auto sequence selected by pins C1 and C2).

Any time during the sequence the channel sequence can be reset to channel zero. A rising edge on MXCLK while C3 is at the logic one level resets channel selection to channel zero.

**Table 1. Channel Selection in Auto Mode**

| CHANNEL COUNT PINS |    |    | CLOCK PIN | LAST CHANNEL IN SEQUENCE | CHANNEL SEQUENCE              |
|--------------------|----|----|-----------|--------------------------|-------------------------------|
| C3                 | C2 | C1 | MXCLK     |                          |                               |
| 0                  | 0  | 0  | ↑         | 0                        | 0,0,0,0..                     |
| 0                  | 0  | 1  | ↑         | 1                        | 0,1,0,1,..                    |
| 0                  | 1  | 0  | ↑         | 2                        | 0,1,2,0,1,2,0...              |
| 0                  | 1  | 1  | ↑         | 3                        | 0,1,2,3,0,1,2,3,0...          |
| 1                  | X  | X  | ↑         | X                        | n → 0 (channel reset to zero) |



**Figure 7. Multiplexer Auto Mode Timing Diagram**

**Manual Sequencing:** A logic zero level on the AUTO pin selects manual sequencing mode. Pins C1 and C2 set the channel address. On the rising edge of MXCLK, the addressed channel is connected to the ADC driver input.


**Table 2. Channel Selection in Manual Mode**

| MODE | CHANNEL ADDRESS PINS |    |    | CLOCK PIN | CHANNEL |
|------|----------------------|----|----|-----------|---------|
| AUTO | C3                   | C2 | C1 | MXCLK     |         |
| 0    | X                    | 0  | 0  | ↑         | 0       |
| 0    | X                    | 0  | 1  | ↑         | 1       |




**Table 2. Channel Selection in Manual Mode (continued)**

| MODE | CHANNEL ADDRESS PINS |    |    | CLOCK PIN | CHANNEL |
|------|----------------------|----|----|-----------|---------|
| AUTO | C3                   | C2 | C1 | MXCLK     |         |
| 0    | X                    | 1  | 0  | ↑         | 2       |
| 0    | X                    | 1  | 1  | ↑         | 3       |




**Figure 8. Multiplexer Manual Mode Timing Diagram**


## TYPICAL CHARACTERISTICS



**Figure 9.**



**Figure 10.**



**Figure 11.**

TYPICAL CHARACTERISTICS (continued)




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

# TYPICAL CHARACTERISTICS (continued)




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.




Figure 28.




Figure 29.

# TYPICAL CHARACTERISTICS (continued)




Figure 30.




Figure 31.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.




Figure 38.

## TYPICAL CHARACTERISTICS (continued)




Figure 39.




Figure 40.




Figure 41.




Figure 42.




Figure 43.




Figure 44.




Figure 45.




Figure 46.




Figure 47.

## TYPICAL CHARACTERISTICS (continued)




Figure 48.




Figure 49.




Figure 50.




Figure 51.




Figure 52.




Figure 53.




Figure 54.




Figure 55.




Figure 56.

# TYPICAL CHARACTERISTICS (continued)




Figure 57.




Figure 58.




Figure 59.




Figure 60.




Figure 61.




Figure 62.




Figure 63.




Figure 64.








Figure 65.

## TYPICAL CHARACTERISTICS (continued)





As discussed before, the ADS8254 is 16-bit analog SoC that includes various blocks like a multiplexer, ADC driver, internal reference, internal reference buffer, buffered reference output, and Ref/2 output on-board. The following diagram shows the recommended analog and digital interfacing of the ADS8254.



As shown in [Figure 69](#), the ADS8254 accepts unipolar differential analog inputs in the range of  $\pm V_{ref}$  with a common-mode voltage of  $V_{ref}/2$ . An application may require the interfacing of bipolar input signals. The following diagram shows the conversion of bipolar input signals to unipolar differential signals.




Figure 70. Bipolar Input Signals to Unipolar Differential Signals Conversion

## MICROCONTROLLER INTERFACING

### ADS8254 to 8-Bit Microcontroller Interface

Figure 71 shows a parallel interface between the ADS8254 and a typical microcontroller using an 8-bit data bus. The BUSY signal is used as a falling edge interrupt to the microcontroller.




Figure 71. ADS8254 Application Circuitry



## PRINCIPLES OF OPERATION

The ADS8254 features a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See [Figure 71](#) for the application circuit for the ADS8254.

The conversion clock is generated internally. The conversion time of 650 ns is capable of sustaining a 1 MHz throughput.

When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

## REFERENCE

The ADS8254 can operate with an external reference with a range from 3.0 V to 4.2 V. The reference voltage on the input pin 10 (REFIN) of the converter is internally buffered. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5040 can be used to drive this pin. A 0.1- $\mu$ F decoupling capacitor is required between REFIN and REFM pins (pin 10 and pin 9) of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the terminals of the capacitor to the pins of the converter. An RC network can also be used to filter the reference voltage. A 100- $\Omega$  series resistor and a 0.1- $\mu$ F capacitor, which can also serve as the decoupling capacitor can be used to filter the reference voltage.




Figure 73. ADS8254 Using External Reference

The ADS8254 also has limited low pass filtering capability built into the converter. The equivalent circuitry on the REFIN input is as shown in [Figure 74](#).




Figure 74. Simplified Reference Input Circuit

The REFM input of the ADS8254 should always be shorted to AGND. A 4.096-V internal reference is included. When the internal reference is used, pin 11 (REFOUT) is connected to pin 10 (REFIN) with an 0.1- $\mu$ F decoupling capacitor and 1- $\mu$ F storage capacitor between pin 11 (REFOUT) and pin 9 (REFM) (see [Figure 72](#)). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 11 (REFOUT) can be left unconnected (floating) if external reference is used (as shown in [Figure 74](#)).

## ANALOG INPUT

The ADS8254 features an analog multiplexer, a differential, high-input impedance, unity-gain ADC driver, and a high-performance ADC. Typically it would require a lot of care in the selection of the driving circuit components and board layout for high resolution ADC driving. However, an on-board ADC driver simplifies the job for the user. All that is needed is to decouple AINP and AINM with a 1-nF decoupling capacitor across these two terminals as close to the device as possible. The multiplexer inputs tolerate a source impedance of up to 50  $\Omega$  for the specified device performance at a 1-MSPS operating speed. This relaxes the constraints on the signal conditioning circuit. In the case of true bipolar input signals, it is possible to condition them with a resistor divider as shown in [Figure 70](#). The device permits use of 1.2-k $\Omega$  resistors for the divider with an effective source impedance of 600  $\Omega$  for signal BW less than 10 kHz. A suitable capacitor value can be used to limit signal BW which limits noise coming from the resistor divider network. Care must be taken about absolute analog voltage at the multiplexer input terminals. This voltage should not exceed VCC and VEE. The clamp at driver OPA limits the voltage applied to the ADC input.

## Reading Data

The ADS8254 outputs full parallel data in straight binary format as shown in [Table 3](#). The parallel output is active when  $\overline{CS}$  and  $\overline{RD}$  are both low. There is a minimal quiet zone requirement around the falling edge of  $\overline{CONVST}$ . This is 50 ns prior to the falling edge of  $\overline{CONVST}$  and 40 ns after the falling edge. No data read should be attempted within this zone. Any other combination of  $\overline{CS}$  and  $\overline{RD}$  sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. Refer to [Table 3](#) for ideal output codes.

**Table 3. Ideal Input Voltages and Output Codes**

| DESCRIPTION                 | ANALOG VALUE                 | DIGITAL OUTPUT STRAIGHT BINARY |          |
|-----------------------------|------------------------------|--------------------------------|----------|
| Full scale range            | $2 \times (+V_{ref})$        |                                |          |
| Least significant bit (LSB) | $2 \times (+V_{ref})/65536$  | BINARY CODE                    | HEX CODE |
| +Full scale                 | $(+V_{ref}) - 1 \text{ LSB}$ | 0111 1111 1111 1111            | 7FFF     |
| Midscale                    | 0 V                          | 0000 0000 0000 0000            | 0000     |
| Midscale – 1 LSB            | 0 V – 1 LSB                  | 1111 1111 1111 1111            | FFFF     |
| Zero                        | $-V_{ref}$                   | 1000 0000 0000 0000            | 8000     |

The output data is a full 16-bit word (D15–D0) on DB15–DB0 pins (MSB–LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high, the low bits (D7–D0) appear on pins DB15–DB8.

This multiword read operation can be performed with multiple active  $\overline{RD}$  (toggling) or with  $\overline{RD}$  held low for simplicity. This is referred to as the AUTO READ operation.

**Table 4. Conversion Data Read Out**

| BYTE | DATA READ OUT |              |
|------|---------------|--------------|
|      | PINS DB15–DB8 | PINS DB7–DB0 |
| High | D7–D0         | All One's    |
| Low  | D15–D8        | D7–D0        |

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|-----------------------|--------------|-----------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| ADS8254IBRGCR    | NRND                  | VQFN         | RGC             | 64   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-3-260C-168 HR          |                             |
| ADS8254IBRGCT    | NRND                  | VQFN         | RGC             | 64   | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-3-260C-168 HR          |                             |
| ADS8254IRGCR     | NRND                  | VQFN         | RGC             | 64   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-3-260C-168 HR          |                             |
| ADS8254IRGCT     | NRND                  | VQFN         | RGC             | 64   | 250         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-3-260C-168 HR          |                             |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**



|    |                                                           |
|----|-----------------------------------------------------------|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ADS8254IBRGCR | VQFN         | RGC             | 64   | 2000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.5     | 12.0    | 16.0   | Q2            |
| ADS8254IBRGCT | VQFN         | RGC             | 64   | 250  | 330.0              | 16.4               | 9.3     | 9.3     | 1.5     | 12.0    | 16.0   | Q2            |
| ADS8254IRGCR  | VQFN         | RGC             | 64   | 2000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.5     | 12.0    | 16.0   | Q2            |
| ADS8254IRGCT  | VQFN         | RGC             | 64   | 250  | 330.0              | 16.4               | 9.3     | 9.3     | 1.5     | 12.0    | 16.0   | Q2            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal


| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ADS8254IBRGCR | VQFN         | RGC             | 64   | 2000 | 336.6       | 336.6      | 28.6        |
| ADS8254IBRGCT | VQFN         | RGC             | 64   | 250  | 336.6       | 336.6      | 28.6        |
| ADS8254IRGCR  | VQFN         | RGC             | 64   | 2000 | 336.6       | 336.6      | 28.6        |
| ADS8254IRGCT  | VQFN         | RGC             | 64   | 250  | 336.6       | 336.6      | 28.6        |



RGC(S-PVQFN-N64)

CUSTOM DEVICE

PLASTIC QUAD FLATPACK NO-LEAD



4204106/F 11/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

## THERMAL PAD MECHANICAL DATA

RGC (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206192-2/Q 02/12

NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                        |                                                                                      |
|------------------------|--------------------------------------------------------------------------------------|
| Audio                  | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers             | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters        | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products          | <a href="http://www.dlp.com">www.dlp.com</a>                                         |
| DSP                    | <a href="http://dsp.ti.com">dsp.ti.com</a>                                           |
| Clocks and Timers      | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface              | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                  | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt             | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers       | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                   | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Mobile Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity  | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |                                                                                          |
|-------------------------------|------------------------------------------------------------------------------------------|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2012, Texas Instruments Incorporated