

# Stand-Alone Multi-Cell Lithium-Ion/Polymer Precision Protectors

Check for Samples: bq77910

#### **FEATURES**

- 4-, 5-, 6-, 7-, 8-, 9-, or 10 Series Cell Protection
- Individual Cell-Voltage Monitoring
- Low-Side NMOS FET Drive for Charge and Discharge Control
- Compatible With 1-mΩ Current-Sense Resistor
- Supply-Voltage Range From 5.6 V to 50 V
- Integrated 3.3-V Micro-Power LDO Regulator
- Low Supply Current
  - Normal Mode: 50 μA, Typical
  - Shutdown Mode, LDO OFF: 3 μA, Typical
- 38-Pin TSSOP Package
- Internal 50-mA Automatic Cell Balancing

# **APPLICATIONS**

- Cordless Power Tools
- Cordless Lawn Equipment
- Electric Bikes
- UPS
- Medical Equipment
- Light Electric Vehicles (LEV)

# **DESCRIPTION**

The bq77910 precision protector is a complete stand-alone, self-contained battery-protection and cell-balancing device intended for Li-ion/polymer battery packs.

The bq77910 monitors 4 to 10 series individual cell voltages and provides fast-acting outputs which may be used to drive N-channel MOSFETs to interrupt the power path. Activation delays and recovery methods for each safety condition are fully programmable in non-volatile memory.

Automatic cell balancing is provided using internal 50-mA cell circuits. A robust balancing algorithm ensures optimum performance by maintaining all cell voltages in balance. Balancing may be configured to operate at all times, only during charge, or can be disabled completely.

Additional advanced safety features of the bq77910 include the ability to control split power-path MOSFETs, an open-cell sense-line detection mechanism, and the ability to detect an open or shorted external temperature sensor.

#### **Programmable Protection Functions**

- Wide range of programmable detection thresholds and delay times
- Configurable for multiple cell types and application requirements:
  - Cell overvoltage
  - Cell undervoltage
  - Pack discharge overcurrent
  - Pack discharge short circuit
  - Pack charge short-circuit current
- Variable gain (×1 or ×5) current-sense circuit
  - Compatible with a wide range of current-sense resistors (1 m $\Omega$  to 5 m $\Omega$  typical) sized for application requirements

#### **Fixed Hardware Protection Functions**

- Preset overtemperature protections
- Open-cell detection
- Open and shorted thermistor detection
- Brownout protection quickly shuts off FETs under low battery conditions to avoid FET overheating



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **PIN DETAILS**


# PIN FUNCTIONS (38-Pin Package)

	PIN	
NAME	NO.	DESCRIPTION
BAT	31	Power supply voltage, tied to highest cell(+)
CCAP	20	Energy storage capacitor for charge FET drive
CHG	21	Charge FET (n-channel) gate drive
CHGST	14	Charger-status input, used to detect charger connection/wakeup
CPCKN	19	Pack – charger negative terminal (charger return)
DCAP	16	Energy storage capacitor for discharge FET drive
DPCKN	18	Pack – discharge negative terminal (load return)
DSG	17	Discharge FET (n-channel) gate drive
EEPROM	28	EEPROM programming voltage input. Connect to VSS for normal operation.
GND	23, 24, 25	Logic ground (not for power return or analog reference). Tie to VSS.
NC	2, 4, 30, 35, 37	No connect (DO NOT CONNECT) externally. Failure to leave NC pins open can cause faulty operation.
SCLK	27	Serial-communication clock input used for EEPROM programming
SDATA	26	Serial-communication data input/output used for EEPROM programming (open-drain)
SENSE(+)	10	Current-sense input
SENSE(-)	9	Current-sense input
TS	13	Temperature sensing input
VC1	32	Sense-voltage input terminal for most-positive cell
VC2	33	Sense-voltage input terminal for second-most-positive cell
VC3	34	Sense-voltage input terminal for third-most-positive cell
VC4	36	Sense-voltage input terminal for fourth-most-positive cell
VC5	38	Sense-voltage input terminal for fifth-most-positive cell
VC6	1	Sense-voltage input terminal for sixth-most-positive cell
VC7	3	Sense-voltage input terminal for seventh-most-positive cell
VC8	5	Sense-voltage input terminal for eighth-most-positive cell
VC9	6	Sense-voltage input terminal for ninth-most-positive cell
VC10	7	Sense-voltage input terminal for tenthmost-positive (most-negative) cell
VC11	8	Most-negative cell(-) terminal (BAT-)
VREG	12	Integrated 3.3-V regulator output
VSS1	29	Analog ground (substrate reference)
VSS2	11	Analog ground (substrate reference)
VTSB	15	Thermistor bias supply (sourced from VREG)
ZEDE	22	Zero Delay test mode pin. Enables serial communications interface and minimizes protection delay times when connected to logic high. Connect to VSS for normal operation. A strong connection is recommended.



# PIN DIAGRAM - bq77910 - 38-Pin SSOP DBT PACKAGE


# DBT PACKAGE (TOP VIEW)



P0034-04



#### **FUNCTIONAL BLOCK DIAGRAM**



## **ORDERING INFORMATION**

PART NUMBER	PACKAGE TYPE	PACKAGING
bq77910DBT	TSSOP	50-piece tube
bq77910DBTR	TSSOP	2000-piece reel



#### **ELECTRICAL SPECIFICATIONS**

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE / UNIT
DC supply-voltage range, V <sub>MAX</sub>	BAT	-0.3 to (5 × N) V, N = number of cells implemented in pack
	DPCKN	−0.3 V to 50 V
	CPCKN	(BAT - 50) V to (BAT + 0.9) V
	Cell-to-cell differential, VCx to VC(x+1), x = 1 to 10	-0.3 V to 9 V
	SENSE(+)	−3 V to 3 V
Land well and make M	SENSE(-)	−0.3 V to 50 V
Input voltage range, V <sub>IN</sub>	SCLK, SDATA, ZEDE (2)	-0.3 V to 7 V
	TS, CHGST <sup>(3)(4)</sup>	−0.3 V to BAT V
	EEPROM	–0.3 V to 15 V
	Cell input VCx, x = 1–10	(11 – x) × 5 V
	Cell input VC11	−3 V to 3 V
	CHG referenced to CPCKN	– 0.3 V to 15 V
Output voltage range, V <sub>O</sub>	DSG referenced to VSS	–0.3 V to 15 V
	VTSB <sup>(2)</sup>	-0.3 V to 5 V
Current for cell balancing, I <sub>CB</sub>		70 mA
Regulator current, I <sub>REG</sub>		45 mA
Storage temperature range, T <sub>stq</sub>		−65°C to 150°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All signal / logic pins which may be connected to the pack external terminals are internally clamped to a maximum voltage of 5 V. If the external source driving these signals exceeds the clamp threshold, series resistance from the pin to the pack terminal is required to avoid overstress on the clamping circuit.
- (3) CHGST and TS pins are tolerant of applied overvoltage as noted to allow for charger single-fault tolerance. Normal operating range is typically 3.3 V or less at this pin; thus, high voltage seen here may correspond to a fault condition.
- (4) Although no damage results when CHGST = VSS 0.3 V, for proper operation at power up, CHGST must be ≥ VSS 0.25 V.

#### THERMAL INFORMATION

		bq77910	
	THERMAL METRIC <sup>(1)</sup>	DBT	UNIT
		38 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance, non-LDO <sup>(2)</sup>	71.7	°C/W
$\theta_{JA2}$	Junction-to-ambient thermal resistance, LDO <sup>(2)</sup> (3)	115.8	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(4)</sup>	18.5	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(5)</sup>	33.9	°C/W
ΨЈТ	Junction-to-top characterization parameter, non-LDO (6)	1	°C/W
<b>Ψ</b> ЈТ2	Junction-to-top characterization parameter, LDO <sup>(6)</sup> (3)	38.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) These metrics should be used only for calculating junction temperature due to power dissipation resulting from the I<sub>OUT</sub> load on VREG. Junction temperature calculations for all other sources of power dissipation should use the standard values θ<sub>JA</sub> and ψ<sub>JT</sub>.
- (4) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (5) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (6) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).

Copyright © 2010–2011, Texas Instruments Incorporated



# THERMAL INFORMATION (continued)

		bq77910	
	THERMAL METRIC <sup>(1)</sup>	DBT	UNIT
		38 PINS	
ΨЈВ	Junction-to-board characterization parameter <sup>(7)</sup>	33.2	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (8)	N/A	°C/W

<sup>(7)</sup> The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
Supply voltage	ge	BAT <sup>(1)</sup>	5.6 <sup>(2)</sup>		43.75 <sup>(3)</sup>	V
		Cell differential, VCx to VC(x + 1), (x = 1 to 10)	1.4		4.375	V
$V_{I}$	Input voltage range	Cell input VCx, x = 1 – 10			(11 – x) × 4.375 V	
		Cell input VC11	-1		1	
$V_{IH}$	Logic-level input, high	SCLK, SDATA, EEPROM, ZEDE	0.8 × V <sub>REG</sub>			V
$V_{IL}$	Logic-level input, low	SCLK, SDATA, EEFROM, ZEDE			$0.2 \times V_{REG}$	V
VSENSE(+)	Voltage applied at SENSE(±)		VSS - 1		VSS + 1	V
VSENSE(-)	pins		-0.2		BAT	V
R <sub>VCX</sub>	Recommended VCx nominal input resistance		50	100	1000	Ω
I <sub>REG</sub>	Regulator current				10	mA
$I_{CB}$	Cell balancing current				50	mA
C <sub>VCX</sub>	Recommended VCx nominal input filter capacitance				1	μF
R <sub>CPCKN</sub> , R <sub>DPCKN</sub>	Recommended isolation-pin input resistance			100		Ω
R <sub>LDRM_DET</sub>	Pulldown for load-removal detection			50		kΩ
C <sub>VREG</sub>	External 3.3-V REG capacitor		1			μF
	EEPROM number of writes				3	times
T <sub>OPR</sub>	Operating temperature	Meeting all specification limits	-25		85	°C
T <sub>FUNC</sub>	Functional temperature	Operational but may be out of spec limits, no damage to part	-40		100	°C
C <sub>CCAP</sub> , C <sub>DCAP</sub>	External capacitance on CCAP and DCAP pins (4)		0.1	1		μF
R <sub>P</sub>	Serial communication interface pullup resistance	SCLK, SDATA		2.2		kΩ

<sup>1)</sup> The voltage rate of change at the BAT pin should be limited to a maximum of 1 V per µs in order to prevent unwanted device shutdown.

<sup>(8)</sup> The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

<sup>(2)</sup> Minimum voltage assumes 4-cell connection at 1.4 V/cell.

<sup>(3)</sup> Maximum voltage assumes 10-cell connection at 4.375 V/cell.

<sup>(4)</sup> C<sub>CCAP</sub> and C<sub>DCAP</sub> act as charge reservoirs for the CHG and DSG pins when driving large protection FETs. Minimum value is required for stability, independent of the CHG and DSG loading.



#### **ELECTRICAL CHARACTERISTICS**

Vcell(n) = 1.4 to 4.375 for all cells,  $T_A = -25^{\circ}\text{C}$  to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where  $T_A = 25^{\circ}\text{C}$  and BAT = 36 V (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT		1	I.			I	
I <sub>cc</sub>	Normal-mode average supply current	CHG, DSG = on (no dc loa I <sub>REG</sub> = 0 mA, BAT = 36 V	ad), VREG = on,		50	75	μА
I <sub>SHUTDOWN_1</sub>	Shutdown mode, LDO on	Vcell < Vuv, VREG = on (EEPROM set)			45	70	μA
. (1)	Vcell < Vuv, VREG = off (EEPROM set), CPCKN = 0.3 V	Vcell < Vuv, VREG = off (EEPROM set), CPCKN = 0.3 V			5	17	
I <sub>SHUTDOWN_2</sub> <sup>(1)</sup>	Shutdown mode, LDO off	Vcell < Vuv, VREG = off (I	EEPROM set), CPCKN = 0.5 V		20	60	μΑ
INTERNAL POWER C	ONTROL (STARTUP, SHUTDOWN, GATE	DRIVE UNDERVOLTAGE)	<u> </u>				
V <sub>STARTUP</sub>	Minimum voltage for initial power up <sup>(2)</sup>	Measured at BAT pin				7	٧
V <sub>POR</sub> <sup>(3)</sup>	LDO POR voltage – voltage on LDO that initiates a POR	I <sub>LDO</sub> = 2 mA		2.7		3.2	V
V <sub>GATE_UV</sub>	FET gate shutdown threshold (voltage falling)	Measured at CCAP / DCA	P pins	4.5	4.9	5.3	V
$V_{\text{GATE\_UV\_H}}$	FET gate shutdown hysteresis voltage	Measured at CCAP / DCA	P pins	0.45		0.7	V
FET DRIVE(4)							
		BAT voltage = 43.75 V (gate-drive circuit in regulation mode), no dc load		11	12	14	
V <sub>(FETON)</sub>	Gate drive voltage at DSG and CHG pins for FET ON (enabled) conditions	BAT voltage = 10 V (gate-drive circuit in dropout mode), no dc load		9			V
		BAT voltage = 6.4 V (gate no dc load	-drive circuit in dropout mode),	>V <sub>GATE_UV</sub>			
.,	Gate drive voltage at DSG and	$V_{O(FETOFFDSG)} = V_{(DSG)} - V_{GND}$ $V_{O(FETOFFCHG)} = V_{(VHG)} - V_{pack-}$				0.2	
V <sub>(FETOFF)</sub>	CHG pins for FET OFF (disabled) conditions				0.2	V	
		C <sub>L</sub> = 50 nF, BAT = 43.75	V <sub>DSG</sub> : 10% to 90%		90	140	
	Rise time, measured at IC pin	V V	V <sub>CHG</sub> : 10% to 90%		90	140	
t <sub>r</sub>	(CHG or DSG)	0 50 5 047 5	V <sub>DSG</sub> : 10% to 90%		90	140	μs
		$C_L = 50 \text{ nF, BAT} = 6.4 \text{ V}$	V <sub>CHG</sub> : 10% to 90%		90	140	
		C <sub>L</sub> = 50 nF, BAT = 43.75	V <sub>DSG</sub> : 90% to 10%		10	20	
	Fall time, measured at IC pin	V	V <sub>CHG</sub> : 90% to 10%		20	40	
t <sub>f</sub>	(CHG or DSG)	O FO = F DAT 0.434	V <sub>DSG</sub> : 90% to 10%		50	100	μs
		C <sub>L</sub> = 50 nF, BAT = 6.4 V	V <sub>CHG</sub> : 90% to 10%		50	100	
VREG, INTEGRATED	3.3-V LDO		1				
	Output-voltage regulation under	I <sub>OUT</sub> = 10 mA (maximum d	c load) <sup>(5)</sup>	3.1	3.3	3.55	V
$V_{REG}$	all line, load, temperature conditions	I <sub>OUT</sub> = 0.2 mA		3.1	3.3	3.55	V
I <sub>sc</sub>	Short-circuit current limit	VREG = 0 V, forced extern	nal short (thermally protected)(6)	20		45	mA

- (1) For predictable shutdown current, the voltage at CPCKN with respect to VSS must be controlled. In the parallel FET case, CPCKN is clamped through the body diode of the charge FET. In the series FET case, external circuitry is required to keep CPCKN from floating. Contact TI for recommended application circuits.
- (2) At this voltage, the LDO has sufficient voltage to maintain regulation. The POR then enables the charger-detect logic. Logic is held in reset until inserted into charger and LDO has reached V<sub>POR</sub>. The part still operates below 7 V to the spec limit of 5.6 V.
- (3) V<sub>POR</sub> and V<sub>REG</sub> are derived from the same internal reference, so that the MAX value of VPOR and the MIN value of VREG do not occur at the same time.
- (4) FET drive is disabled if voltage at CCAP or DCAP pins < V<sub>GATE\_UV</sub>. Turnoff due to gate-drive undervoltage condition meets the same timing requirements as logic-initiated gate turnoff.
- (5) ELECTRICAL CHARACTERISTICS assume that I<sub>OUT</sub> = 0 so that the internal junction temperature (TJ) is effectively equal to the ambient temperature (T<sub>A</sub>). For larger non-zero values of I<sub>OUT</sub>, T<sub>J</sub> can be significantly higher than T<sub>A</sub>. In these cases, T<sub>J</sub> should be substituted for T<sub>A</sub> in the test and operating conditions. T<sub>J</sub> can be calculated from the device power dissipation as described under THERMAL CHARACTERISTICS. The device power dissipation due to I<sub>OUT</sub> is (VBAT VREG) × I<sub>OUT</sub>.
- (6) Regulator shuts down prior to current-limit maximum specification if junction temperature exceeds safe range.



# **ELECTRICAL CHARACTERISTICS (continued)**

Vcell(n) = 1.4 to 4.375 for all cells,  $T_A = -25^{\circ}\text{C}$  to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where  $T_A = 25^{\circ}\text{C}$  and BAT = 36 V (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
TS TEMPERATURE SEN	ISING						
	VTSB pin pullup resistance	I <sub>OUT</sub> = -1 mA at VTSB pin	$r_{DS(on)} = (V_{REG} - V_{VTSB}) / 1 \text{ mA}$		50	150	
r <sub>DS(on)</sub>	TS pin fault-signal pulldown resistance	OV_TS_CTRL = 1, Vcell :	> Vov		50	150	Ω
I <sub>TS_PD</sub>	TS pin thermistor check pulldown current	TS = 3.3 V (externally driv	ven)	1	2	4	μА
t <sub>THERM_CHECK</sub>	Thermistor fault sampling interval				4		s
V <sub>EXT_BIAS_DET</sub>	Thermistor external-bias supply-detection threshold	Internal VTSB supply off		13	15	17	%VREG
V <sub>HOT</sub>	Overtemperature-detection threshold (ratiometric to VTSB)	Internal VTSB supply on, no external bias		17		21	%VREG
V <sub>TH_SHORT</sub>	Thermistor short-detection trip threshold (ratiometric to VTSB)	Internal VTSB supply on,	no external bias	1		10	%VREG
V <sub>TH_HYST</sub>	TS comparator hysteresis	Hysteresis for short, open comparators	, and overtemperature	3		8	%VREG
V <sub>TH_OPEN</sub>	Thermistor open detection (ratiometric to VTSB)	Internal VTSB supply on,	no external bias	90		98	%VREG
CELL BALANCE					•	•	
			$V_{CELL} = CBV_{MAX} = 3.9$	-50%	10	50%	
R <sub>BAL</sub>	Cell-balance internal resistance <sup>(7)</sup>	r <sub>DS(on)</sub> for internal FET switch, T <sub>A</sub> = 0°C to 50°C	V <sub>CELL</sub> = CBV <sub>MAX</sub> = 3.2	-50%	20	50%	Ω
	resistance	SWILCH, TA = 0 C to 50 C	V <sub>CELL</sub> = CBV <sub>MAX</sub> = 2.5	-50%	30	50%	
t <sub>CELL_BAL_CHECK</sub>	Cell balancing update interval				7.5		min
OPEN CELL CONNECTION	ON		1				
I <sub>LOAD_OPEN_CELL</sub> <sup>(8)</sup>	Cell loading during open-cell detect			75		450	μA
topen_cell_check	Open-cell fault-sampling interval (N = total number of cells in pack)				4 × N		S
R <sub>OPEN_CELL</sub>	Minimum impedance from cell terminal to VCx input that is interpreted as an open condition					100	kΩ
BATTERY-PROTECTION	I-THRESHOLD TOLERANCES <sup>(9)</sup>						
	OV detection threshold accuracy	T <sub>A</sub> = 0°C to 50°C		-25		25	
	for V <sub>OV</sub> = 4.2 V <sup>(10)</sup>	T <sub>A</sub> = -25°C to 85°C		-50		50	mV
$\Delta V_{OV}$	OV detection threshold accuracy	T 000 / 5000		-50		50	
	for V <sub>OV</sub> = 3.2 V <sup>(10)</sup>	$T_A = -25$ °C to 85°C		-75		75	
$\Delta V_{UV}$	UV detection threshold accuracy	T <sub>A</sub> = -25°C to 85°C		-100		100	mV
$\Delta V_{SCD}$ $\Delta V_{OCD}$	OCC/SCD detection threshold accuracy	T <sub>A</sub> = -25°C to 85°C		-20%		20%	
	SCC detection threshold	V <sub>SCC</sub> from 10 mV to 15 m	V	-3		3	mV
$\Delta V_{SCC}$	accuracy	V <sub>SCC</sub> > 15 mV		-20%		20%	
BATTERY PROTECTION	DELAY-TIME TOLERANCES <sup>(9)</sup>			П		-	
$\Delta t_{OV}$	OV detection delay time accuracy			-15%		15%	
$\Delta t_{UV}$	UV detection delay time accuracy	Default EEPROM setting		-15%		15%	
$\Delta t_{SCD}$	OCD/SCD detection delay time accuracy	. Mari		-15%		15%	
$\Delta t_{SCC}$	SCD detection delay time accuracy	t <sub>SCD</sub> Max		-15%		15%	
		1					

- (7) Balance current is not internally limited. External series resistance must be used to ensure balance current is below 50 mA maximum to limit IC internal power dissipation.
- (8) This current is sufficient to detect an open-cell condition down to 100 k $\Omega$  across the cell from circuitry outside of the bq77910. The average current from this loading is less than 1  $\mu$ A for a 10-cell configuration.
  - Application Note: When using this part with other devices that connect to the battery cells, care must be taken to avoid excessive parallel capacitances on the cell input pins.
- (9) Nominal values are set by EEPROM programming; see EEPROM table for possible values.
- (10) Standard production parts are calibrated at 4.2 V. An additional OV threshold accuracy shift of 25 mV per volt of OV set point is possible. Contact TI for calibration options at set point voltages other than 4.2 V.



# **ELECTRICAL CHARACTERISTICS (continued)**

Vcell(n) = 1.4 to 4.375 for all cells,  $T_A = -25$ °C to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where  $T_A = 25$ °C and BAT = 36 V (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGER DETECT	ION <sup>(11)</sup>					
V <sub>CHG_DET1</sub>	Voltage at CHGST pin, referenced to VSS, to determine charger present (charger insertion detected when voltage at CHGST pin > V <sub>CHG,DET1</sub> )	5.6 V < BAT < 43.75 V	0.3	0.65	0.85	V
LOAD REMOVAL DI	ETECTION					
V <sub>OPEN_LOAD</sub>	Voltage at DPCKN, referenced to VSS, with DSG FET disabled to detect load removal (load removal detected when voltage at DPCKN < V <sub>OPEN_LOAD</sub> )	5.6 V < BAT < 43.75 V	1.5	2	2.5	V
R <sub>DSG_GND</sub>	Internal resistance between DPCKN and VSS	5.6 V < BAT < 43.75 V	1000	1500	3000	kΩ
EEPROM LIFETIME						
T <sub>DR</sub>	Data retention	5.6 V < BAT < 43.75 V	10			years

<sup>(11)</sup> Alternate charger detection options are available using the CPCKN pin. Contact TI for additional configuration versions.

# **SERIAL COMMUNICATION INTERFACE (for Configuration Only)**

BAT = 5.6 V to 43.75 V,  $T_A = -25^{\circ}$ C to  $85^{\circ}$ C

	PARAMETER	MIN	MAX	UNIT
t <sub>r</sub>	SCLK, SDATA rise time		1000	ns
t <sub>f</sub>	SCLK, SDATA fall time		300	ns
t <sub>w(H)</sub>	SCLK pulse duration, high	8		μs
t <sub>w(L)</sub>	SCLK pulse duration, low	10		μs
t <sub>su(STA)</sub>	Setup time for START condition	9.4		μs
t <sub>h(STA)</sub>	START condition hold time after which first clock pulse is generated	8		μs
t <sub>su(DAT)</sub>	Data setup time	250		ns
t <sub>h(DAT)</sub>	Data hold time	0		μs
t <sub>su(STOP)</sub>	Setup time for STOP condition	8		μs
t <sub>su(BUF)</sub>	Time the bus must be free before new transmission can start	9.4		μs
t <sub>V</sub>	Clock low to data out valid		900	ns
t <sub>h(CH)</sub>	Data out hold time after clock low	0		ns
f <sub>SCL</sub>	Clock frequency	0	50	kHz





#### **GENERAL OPERATIONAL OVERVIEW**

## **POWER MODES**

The bq77910 has the following power modes: active, shutdown (LDO enabled), and shutdown (LDO disabled). The following table outlines the operational functions in the different power modes.

POWER MODE	MODE DESCRIPTION
Active	The IC is operating with internal LDO enabled and battery monitoring functions available and operating. The active power mode includes <i>normal</i> operation, i.e., all cell voltages, load current, and temperature are within range, and DSG and CHG FETs are enabled. The active power mode also includes any fault detection / protection states which do not require the IC to drop to a low-power state.
Shutdown – LDO enabled	Under certain fault conditions (see Table 2), the bq77910 enters a reduced-power state to minimize current drain on the battery pack. The LDO output and other critical circuitry remain active. All other functions of the IC are inactive until a recovery condition is met.
Shutdown – LDO disabled	Under certain fault conditions (see Table 2), the bq77910 enters the lowest possible power state to minimize current drain on the battery pack. The LDO output is turned off. All functions of the IC are inactive until a <i>charger recovery</i> condition is detected.

## **NORMAL OPERATION MODE**

When no cell voltage, pack current, temperature, open cell, or thermistor faults are present, the CHG and DSG FETs are turned ON, allowing normal operation of the system.

The architecture of the bq77910 allows the customer to implement different arrangements of power FET components within the battery pack. Some examples of different power FET arrangements are shown in the *Application Information* section.



#### PROGRAMMABLE PROTECTION FUNCTIONS

The bq77910 provides the following types of protection functions:

- Cell overvoltage
- Cell undervoltage
- · Discharge overcurrent
- Discharge-current short circuit
- · Charge-current short circuit

All of the voltage/current and time-delay thresholds can be adjusted for a specific application by programming the EEPROM settings of the IC. The ranges available are shown in Table 1.

## **CAUTION**

Only a maximum of three EEPROM write cycles per byte should performed to ensure long-term data retention stability. (For circuit development purposes, the EEPROM may be rewritten many times.)

Table 1. Detection Voltage, Detection Delay Time Summary

PARA	PARAMETER		MIN	MAX	STEP
Overvoltage	Cell voltage		2.8 V	4.375 V	25 mV
	Delay		0.5 s	2.25 s	0.25 s
	Hysteresis		0 mV	300 mV	25 mV or 50 mV
Undervoltage	Cell voltage		1.4 V	2.9 V	100 mV
	Delay		500 ms	32 s	Binary spacing
	Hysteresis		400 mV	1600 mV	400 mV
Discharge overcurrent	SENSE(-) pin voltage with respect to SENSE(+)	Low	25 mV	100 mV	5 mV
		High	125 mV	500 mV	25 mV
	Delay		20 ms	300 ms	20 ms
			400 ms	2000 ms	100 ms
Discharge short circuit	SENSE(-) pin voltage with	Low	40 mV	190 mV	10 mV
	respect to SENSE(+)	High	200 mV	950 mV	50 mV
	Delay	Fast	60 µs	960 µs	60 µs
		Slow	50 ms	1500 ms	50 ms or 100 ms
Charge short circuit	SENSE(-) pin voltage with	Low	-10 mV	−85 mV	5 mV
	respect to SENSE(+)	High	–50 mV	–425 mV	25 mV
	Delay		60 µs	960 µs	60 µs

# **Cell Overvoltage Detection and Recovery**

The CHG FET is turned off if any one of the cell voltages remains higher than  $V_{OV}$  for a period greater than  $t_{OV}$ . As a result, the cells are protected from an overcharge condition. After an overvoltage event occurs, the all cells must relax to less than  $(V_{OV} - V_{HYST})$  to allow recovery.

The  $V_{OV}$ ,  $t_{OV}$ , and  $V_{HYST}$  values are settable via EEPROM bits OVT, OVD and OVH.

## **Cell Undervoltage Detection and Recovery**

When any one of the cell voltages falls below  $V_{UV}$ , for a period of  $t_{UV}$ , the bq77910 enters the undervoltage protection state. The DSG FET is turned off, and depending on configuration, the device could enter the SHUTDOWN mode. Both  $V_{UV}$  and  $t_{UV}$  can be configured via EEPROM bits UVT and UVD.

The recovery (fault release) is controlled by the EEPROM configuration bit UV REC.



If UV\_REC = 0, the DSG FET is re-enabled when **all** the cell voltages increase back above the  $V_{UV}$  threshold level plus the hysteresis value; there is no time-delay part of the recovery. In this case, when UV\_REC = 0 and under high load currents, the Vcell voltages could recover to >UV + hyst very quickly, re-enabling the FETs and allowing the high load current to persist. Care should be taken when using this UV\_REC = 0 mode, as the power MOSFETs could oscillate rapidly.

#### **CAUTION**

Care should be taken to properly set overcurrent and cell undervoltage trip thresholds, because it is possible that a fully charged pack with a continuous high discharge load can oscillate in and out of the undervoltage condition. This may result in overheating of the cells or protection MOSFETs due to the potentially high-duty-cycle operation.

If  $UV_REC = 1$ , the DSG FET is re-enabled when **all** the cell voltages increase back above the  $V_{UV}$  threshold level plus the hysteresis value **AND** the load is removed.

Current is interrupted by opening the FETs, and at this point the cell voltages may quickly recover above the UV + hyst levels if the battery pack is not completely depleted. However, the external load may remain attached. When the external load is removed, the IC detects load removal and reconnects the DSG FET.

If UV\_REC\_DLY = 1 and any cell remains below the VUV threshold level plus the hysteresis for longer than 8 seconds, the device enters SHUTDOWN mode. If UV\_REC\_DLY = 0, the device does **not** enter the SHUTDOWN mode from the cell undervoltage fault condition.

The power state of the device is determined by the SHTDIS bit. If the SHTDIS bit = 1, then the LDO remains active during the SHUTDOWN mode. If the SHTDIS bit = 0, then the LDO is turned off during the SHUTDOWN mode. In both cases, insertion into a charger is required to recover from the SHUTDOWN mode.

Charger detection methods are discussed in later sections, such as Application Information.

## Overcurrent in Discharge (OCD) Detection

The OCD detection feature senses an overload current by measuring the voltage across the sense resistor. When an overload condition is detected, both of the power FETS are disabled to prevent damage to the cells and FET components. Criteria for fault recovery depend on the state of the SOR (EEPROM bit). Overcurrent trip level  $(V_{\text{OCD}})$  and blanking time delay  $(t_{\text{OCD}})$  are programmable via EEPROM bits OCDT and OCDD to match individual application requirements.

## Short Circuit in Discharge (SCD) Detection

The SCD detection function senses severe discharge current by measuring the voltage across the sense resistor. When a short circuit is detected, both of the power FETs are disabled to prevent damage to the cells and FET components. Criteria for fault recovery depend on the state of the of the SOR (EEPROM bit). Short-circuit trip level ( $V_{SCD}$ ) and blanking time delay ( $t_{SCD}$ ) are programmable via EEPROM bits SCDT and SCDD to match individual application requirements.

#### Load Removal Detection/OCD and SCD Fault Recovery

The part includes an internal high-impedance connection between the DPCKN and VSS pins of approximately 1.5  $M\Omega$  . An external load (for example power tool motor winding), if still connected to the pack terminals, would present a very low impedance relative to the high internal pulldown resistance.

#### NOTE

If the external load presents additional capacitance, then an external pulldown may be required between the DPCKN and VSS pins. This extra pulldown does not increase battery load current when the external load is removed.

If the DSG power FET is disabled after an overload or short-circuit event, the voltage at the DPCKN is



approximately equivalent to the BAT voltage potential while an external load (e.g., power tool motor) is present at the pack terminals. When the external load is removed, the high-value internal resistance pulls down the DPCKN potential to the internal VSS level. An internal comparator monitors the DPCKN terminal voltage during the protection state. When the DPCKN voltage falls to < V<sub>OPEN\_LOAD</sub> (approximately 2 V), the load removal is detected. Fault recovery from an OCD or SCD event depends on the state of the SOR EEPROM bit.

If SOR = 0, the FETs are re-enabled only after the external load removal is detected.

If SOR = 1, the FETs are re-enabled after the load is removed and a charger insertion is detected.

#### (Details of charger presence detection methods are discussed in later sections.)

#### Short Circuit in Charge (SCC) Detection

The SCC detection function senses severe charge current by measuring the voltage across the sense resistor. In this case, the voltage is negative (opposite polarity of OCD and SCD detection). When a short circuit is detected, both of the power FETS are disabled to prevent damage to the cells and FET components. Short-circuit trip level ( $V_{SCD}$ ) and blanking time delay ( $t_{SCD}$ ) are programmable via EEPROM bits SCCT and SCCD to match individual application requirements.

#### **NOTE**

The current sensing element must be located along a common charge and discharge path in order to protect against both charge and discharge current faults. This is particularly important to note for parallel FET configurations or configurations that combine the FET with the sense element.

#### **Short Circuit in Charge Recovery**

An SCC fault is cleared after charger removal is detected. (See later sections for details of charger insertion and removal detection methods).

#### FIXED HARDWARE FAULT-PROTECTION FUNCTIONS

The bq77910 provides a number of fixed protection settings for hardware faults as listed:

- · Open cell connection
- Pack voltage Brownout condition power FET protection
- Charger-enable temperature range
- Open thermistor connection
- Shorted thermistor connection
- Overtemperature protection

#### **Open Cell Connection**

A mechanical or assembly fault in the pack can cause a high-impedance or broken connection between the IC cell sense pins and the actual cells. During operation, the bq77910 periodically checks the validity of the individual cell voltage reading by applying a micropower pulsed load across each cell. If the connection between the pin and the cell is opened, the apparent cell voltage will collapse and a fault (permanent failure) condition is detected. The open cell detection reading is taken at a time interval of topen\_cell\_check, as specified in the parametric tables. Recommended external filter-capacitor maximum value is also listed in the *Recommended Operating Conditions*. Because an open-cell fault may be considered as a permanent failure, the fault detection logic must detect two consecutive open-cell conditions prior to activating the protection condition for an open-cell fault. Due to the nature of open-cell fault conditions, other *apparent* faults may be observed during an open-cell condition.

Summary of open-cell detection-logic operation:

For an N-cell battery pack, the bq77910 always protects (by opening the FETs) in some manner within the 2
 × N × t<sub>OPEN\_CELL\_CHECK</sub> time frame (sampling interval is t<sub>OPEN\_CELL\_CHECK</sub>, and two successive open cell faults
 are required to avoid nuisance tripping).

Copyright © 2010–2011, Texas Instruments Incorporated



- Because an open cell connection results in a floating VCx input, a UV or an OV fault may be detected before
  the open-cell fault due to their shorter fault filter times. Furthermore, the OV or UV condition may not be
  stable and the fault may recover during the open-cell check interval (i.e., the FETs may toggle). In all cases
  the open-cell fault is detected within the open-cell fault filter time and the FETs are shut off until the recovery
  conditions are satisfied.
- If SHTDIS = 1, an open-cell fault is permanent until the battery is disconnected from the chip.
- If SHTDIS = 0, the LDO shuts down following the detection of an open-cell fault, provided that a charger is not detected. When the pack is awakened following this, the open-cell fault is initially cleared (FETs closed) and must be re-evaluated over the filter time before the fault is again registered. Charger detection inhibits LDO shutdown; however, once the charger is disconnected, the LDO then shuts down, provided that the recovery conditions have not yet been satisfied.

#### **Additional Fault Protection Functions**

The brownout protection functionality is discussed in the *IC Internal Power Control* section of this document. Thermistor fault detection, charger/thermistor interface and control are discussed in the *Application Information* section.

#### IC INTERNAL POWER CONTROL

#### Power-On Reset/UVLO

On initial application of power to the BAT pin, the IC internal power supply rail begins to ramp up. The IC contains an internal undervoltage lockout (UVLO)/power-on reset (POR) circuit that prevents operation until the BAT voltage is sufficient to ensure predictable start-up and operation. All power for the IC internal circuitry is derived from the BAT pin. The UVLO/POR start-up threshold is specified in the parametric table as V<sub>STARTUP</sub>. Once the BAT voltage has exceeded this level, the internal LDO regulator and control circuitry are enabled and continue to operate even if BAT falls below VSTARTUP. If the BAT pin falls below the operational range given under *Recommended Operating Conditions*, the device powers down.

On initial power up, the state of the output MOSFET drive pins (CHG and DSG) is indeterminate until the voltage on BAT reaches the V<sub>STARTUP</sub> threshold. No load should be applied during this period.

#### **BAT Holdup/Brownout Protection Functionality**

The BAT pin is used to power the IC internal circuitry, and should be supplied through a diode and held up with a capacitor<sup>(1)</sup> placed near the IC as shown in the application diagrams (see Figure 2 CELL BALANCING FUNCTION). The external diode prevents discharge of the IC power rail during external transients on the PACK(+) node.

This allows the bq77910 to maintain proper control of the pack and system during brownout conditions.

Brownout is defined as a situation during which the stack voltage collapses to a voltage below the minimum operating voltage of the IC (~5.6 V) for a short duration (~1 s). A typical application case is shown below. Additional examples are provided in the *Application Information* section later in this document.

If there are short-duration sags in the PACK(+) voltage (typically due to high load transients), the operating current for the IC is momentarily provided by the external capacitor. Assuming that there is no external load on the VREG (LDO output) pin, the IC draws approximately 50- $\mu$ A average current from the capacitor. The holdup time before the IC goes into shutdown mode depends on the initial pack voltage. For a normal *low battery* initial condition using a 4-cell stack, the cells may be in the range of 3 V/cell or 12 V total for the pack voltage. If a load transient occurs at this point, and the pack voltage sags down to below the IC POR threshold, the voltage at the BAT pin is held above 5 V for slightly greater than one second using a 10- $\mu$ F capacitor.

Waveforms typical of a load transient during low pack voltage conditions are shown as follows. In the first load transient, the PACK(+) rail momentarily collapses but the load is disconnected before the holdup time limit is exceeded. In the second load transient, the load is left on for a duration exceeding the holdup capability, so when the IC operating voltage reaches the gate-drive undervoltage limit, the external power FETs are disabled to disconnect the load.

(1) The capacitor should be sized according to the application requirements. A typical value would be 10 µF.






Figure 1. Load Transient Examples

## **BAT Voltage Peak Detection/Transient Suppression**

The use of an external diode and holdup capacitor allows the IC to provide controlled operation during brownout conditions. However, when the battery pack is at a high level, a different issue must be considered.

During normal operation of power equipment, load transients may induce high-voltage pulses on the PACK(+) rail that exceed the steady-state dc voltage output of the battery pack. In some cases, these transient voltages can exceed the battery rail by several volts. The voltage at the BAT pin may be *held up* to these higher voltages for a longer duration because the diode prevents the capacitor from discharging back into the cell stack after the transient pulses decay. When the dc level of the battery pack voltage is near 43.75 Vdc, high-current load disconnection may cause transients that would exceed the absolute maximum ratings of the device.

The BAT pin incorporates an internal Zener clamp that dissipates any transient voltage at the BAT pin that exceeds 50 V. This internal clamp has very limited energy absorption ability. Therefore, additional external circuitry is required for transient suppression, depending on the application environment. A Zener or equivalent rated at  $<5 \Omega$  and >3 W is recommended.

#### **BAT Voltage Rate of Change**

In addition to providing the holdup function, the filter components at the BAT pin serve to limit the maximum voltage rate of change. The voltage rate of change at the BAT pin should be limited to a maximum of 1 V per  $\mu$ s in order to prevent unwanted device shutdown.






Figure 2. Example 5-Cell, Series FET Configuration Schematic Using bq77910

Waveforms illustrative of load transients during high pack voltage conditions are shown here.






Figure 3. High-Voltage Load-Transient Waveforms

#### **FET Gate Drive Control**

As noted in the previous section, the BAT voltage at the IC pin is held up slightly longer than the external PACK(+) voltage using the external diode/capacitor to feed the BAT rail. Thus, if the BAT pin voltage at the IC sags, the external voltage sag will have exceeded the holdup time, and the IC is no longer able to operate for an extended period of time. At this point, the DSG and CHG gate drive outputs are actively driven low. The FET driver stages use two additional external capacitors (connected at the CCAP and DCAP pins) to maintain a local power reservoir dedicated to the gate drive circuitry, as the system (BAT) voltage may be collapsing during the time that the FETs are being turned off. The FETs are turned off when the voltage at the CCAP and/or DCAP pins falls below  $V_{GATE\_UV}$ .

By turning off the FETs quickly, the system avoids the condition of insufficient gate drive due to low battery voltage. (If the FET gate drive is not high enough, the power components may not be in their linear operating region, and could overheat due to resistive losses at high load currents).

In the case of a system undervoltage condition, both FETs are disabled within 500  $\mu$ s maximum; in all cases the FET fall time is less than fall time specified in the *Electrical Characteristics* section (FET Drive). During initial power up, once the UVLO threshold has been reached and the IC powers up fully, the rise time of the FET gate drive signal is also < 200  $\mu$ s. This assumes a nominal gate capacitance of 50 nF as specified in the *Electrical Characteristics* tables.



#### **NOTE**

Selection of power FETs should consider the resistive losses that may occur during the undefined voltage range during power up from a complete collapse of battery voltage and holdup capacitance.

#### **INITIAL POWER UP**

#### **Cell Connection**

The IC design allows connection of the cells in any order. For EEPROM programming, only the VSS and BAT terminals must be connected to allow the device to communicate using the serial communication interface.

For normal pack assembly, the recommended connection procedure is to start with the VSS connection, followed by the (+) terminal of the lowest (most negative) cell, and continuing up the stack to the top (most positive) cell. The BAT voltage shown in Start-Up Timing assumes this connection sequence is used.

#### Power-Up Sequence and Continuous Fault-Detection Logic

The bq77910 goes through a fixed set of safety checks on each power-up sequence. The same checks are performed on each recovery cycle from the SHUTDOWN state (after a charger is detected).

For each power up, the following tests are made. If any of the conditions indicate a fault, the IC goes into the appropriate protection state. In some cases, in shutdown mode, the IC internal logic remains powered up with the LDO ON, and the fault can be cleared automatically. In other cases, external connections may be required (such as load removal or insertion into charger). The device goes through a power-up sequence in < 100 ms, assuming no faults exist.

After the release of the internal digital reset, the logic begins a power-up safety check. Two internal signals, designated PWRUP\_SAFE\_CHK and PWRUP\_DONE, control the sequence.

When PWRUP DONE is low, the following conditions are forced:

- 1. CHG and DSG external pins / gate drive signals are low.
- 2. UV\_HYST = HI (internal logic signal use hysteresis level above UV threshold to clear fault)
- 3. OV\_HYST = HI (internal logic signal use hysteresis level below OV threshold to clear fault)

After 50 ms of time has elapsed, a pulse of PWRUP\_SAFE\_CHK performs a check of each of the following circuits (with all time delays disabled):

- 1. UV comparator
- 2. OV comparator
- 3. OCD comparator
- 4. SCD comparator

If a fault condition was found for any of the circuits, an internal fault status bit is set. For another 50 ms, the circuit has a chance to recover if the sample was corrupted. At the end of 100 ms, the PWRUP\_DONE signal is released. If no faults exist, the CHG, DSG, UV\_HYST, and OV\_HYST return to their normal-mode state.

Several of the protection circuits were not included in the power-up sequence (SCC, OT, TS, TO, OC). These faults are checked after the power-up sequence is completed. **Note:** Because the digital logic is not reset in shutdown mode with LDO on, this check is only performed on a power up from LDO-off or a digital reset occurring (i.e., POR state).

## **Start-Up Timing**

The following timing diagrams refer to signals at the device pins as well as to the following INTERNAL logic signals.

- BAT\_UVLO = HI when the BAT pin is below the POR threshold (undervoltage lockout).
- WAKEUP = HI whenever a charger is attached.
- UV\_STATUS = HI when n UV condition has been detected.
- OV\_STATUS = HI when an OV condition has been detected.

Submit Documentation Feedback

Copyright © 2010–2011, Texas Instruments Incorporated






Figure 4. Initial Power Up With Single-Cell UV Fault






Figure 5. Initial Power Up With Normal Conditions (No Fault)



#### Table 2. Fault Detection, Action, and Recovery Condition Summary

Fault Condition	Fault Detection Parameter	Filter Time	Action Taken				
			FET			EEPROM Config (if Applicable)	Recovery Conditions
			CHG	DSG	MODE	(ii Applicable)	
CELL OVERVOLTAGE	Any cell > V <sub>OV</sub>	t <sub>ov</sub>	OFF	ON	OV FAULT protection state	OV_TS_CTRL = 0	All cells < OV-hyst
					EXT CHGR DISABLE (TS pin→low)	OV_TS_CTRL = 1	
CELL UNDER- VOLTAGE	Any cell < V <sub>UV</sub>	t <sub>uv</sub>	OFF <sup>(1)(2)</sup>	OFF	UV FAULT protection state (3)	UV_REC bit = 0	Both FETS ON when all cells >UV + hyst (4)     CHG FET enabled immediately if charger detected
			OFF <sup>(5)(2)</sup>	OFF	UV FAULT protection state (3)	UV_REC bit = 1	Both FETs enabled when all cells     VV + hyst AND load removed     CHG FET enabled immediately if charger detected
PACK OVER- TEMPERATURE	Pack temperature out	(1-2) × t <sub>THERM_CHECK</sub>	OFF	OFF	OT FAULT protection state	TMP_REC bit = 0	V <sub>TS</sub> > VHOT + hysteresis <sup>(6)</sup>
	of range, V <sub>TS</sub> < V <sub>HOT</sub>		OFF	OFF		TMP_REC bit = 1	V <sub>TS</sub> > VHOT + hysteresis <sup>(6)</sup> and load removed
OVERCURRENT IN DISCHARGE	(V <sub>SC</sub> - VSS) > V <sub>OCD</sub>	t <sub>OCD</sub>	OFF	OFF	OCD FAULT protection state	SOR bit = 0	Both ON when load removed
						SOR bit = 1	Both ON when load removed <b>AND</b> charger detected
SHORT CIRCUIT IN DISCHARGE	(V <sub>SC</sub> – VSS) > V <sub>SCD</sub>	t <sub>SCD</sub>	OFF	OFF	SCD FAULT protection state	SOR bit = 0	Both ON when load removed
						SOR bit = 1	Both ON when load removed <b>AND</b> charger detected
SHORT CIRCUIT IN CHARGE	$(V_{SS} - V_{SC}) > V_{SCC}$	t <sub>scc</sub>	OFF	OFF	SCD FAULT protection state	N/A	Charger removed
OPEN THERMISTOR	V <sub>TS</sub> > V <sub>TH_OPEN</sub>	(1 to 2) × t <sub>THERM_CHECK</sub>	OFF	OFF	OPEN THERM / UNDERTEMP protection state	N/A	V <sub>TS</sub> < V <sub>TH_OPEN</sub> - V <sub>TH_HYST</sub> <sup>(6)</sup>
SHORTED THERMISTOR	V <sub>TS</sub> < V <sub>TH_SHORT</sub>	(1 to 2) × t <sub>THERM_CHECK</sub>	OFF	OFF	SHUTDOWN (low-power state)	SHTDIS = 0	Charger detected and V <sub>TS</sub> > V <sub>TH_SHORT</sub> + V <sub>TH_HYST</sub> (6)(7)(8)
					SHORTED THERM protection state	SHTDIS = 1	Charger detected and V <sub>TS</sub> > V <sub>TH_SHORT</sub> + V <sub>TH_HYST</sub> (6) (9)
OPEN CELL INPUT	Cell-to-pin impedance > R <sub>OPEN_CELL</sub>	(1 to 2) × topen_cell_check	OFF	OFF	SHUTDOWN (low-power state)	SHTDIS = 0	Charger detected and open-cell condition absent > filter time <sup>(10)</sup>
					PERMANENT FAILURE protection state (force FETs OFF)	SHTDIS = 1	Complete power cycle (disconnection of BAT and all cell voltages)

- (1) The LDO is turned off in the SHUTDOWN mode if the SHTDIS bit = 0. The LDO function remains active during SHUTDOWN mode if the SHTDIS bit = 1. When the LDO is disabled, the CHG FET drive output is OFF by default, as all outputs of the device are disabled.
- (2) Regardless of EEPROM setting, if a battery pack in the UV protection state is inserted into a charger, (charger presence is detected), the CHG FET is turned ON to allow recharge of the pack. The DSG FET is turned on after UV recovery, as noted in Table 2 (conditions based on EEPROM setting).
- (3) a) If UV\_REC\_DLY = 1 and any cell remains < UV + hyst for longer than 8 seconds, the device enters SHUTDOWN mode and requires insertion into charger to recover. If UV\_REC\_DLY = 0, the device does not enter SHUTDOWN mode from the UV FAULT protection state.
  - b) The LDO is turned off in the SHUTDOWN mode if the SHTDIS bit = 0. The LDO function remains active during SHUTDOWN mode if the SHTDIS bit = 1. In both cases, charger insertion is required to recover from the SHUTDOWN mode.
  - CAUTION: Care should be taken when using UV\_REC = 0, because the power MOSFETs can oscillate when high load currents cause repeated cell UV conditions, which could result in overheating of cells or MOSEFETs.
- (4) If the UV\_HYST\_INH bit = 1, then the hysteresis threshold is inhibited and recovery occurs whenever the cells exceed the UV threshold (without hysteresis). If UV\_HYST\_INH = 1, the UV\_REC bit should also be configured = 1. Otherwise, UV fault / recovery modes may chatter without hysteresis.
- (5) If the LDO is left ON, the CHG FET is disabled when the fault condition occurs and re-enabled as soon as a charger is attached. The DSG FET does not re-enable until the UV condition is cleared (Vcell > Vuv + hysteresis).
- (6) Recovery occurs within t<sub>THERM\_CHECK</sub> after recovery conditions are met.
- (7) If a thermistor short occurs while charger is not detected, the FETs initially are re-enabled when charger is detected. If short condition is still present t<sub>THERM\_CHECK</sub> after charger detection and CHG\_TMP\_DIS = 0, the FETs re-open until the short condition is removed. If CHG\_TMP\_DIS = 1, the FETs remain enabled regardless of the short condition.
- (8) If a charger is presently detected when the shorted thermistor fault is registered, the LDO does not shut off. Within 0 to 4 seconds after the short is removed, the FETs re-enable and the device recovers. However, if the charger is disconnected after the short is removed, but before the FETs are re-enabled, the device will shut down with the LDO off and require charger detection for recovery.
- (9) If CHG\_TMP\_DIS = 1, the FETs are re-enabled immediately on charger insertion.
- (10) If an open-cell fault occurs while a charger is detected, the device does not shut down. However, the device does shut down if the charger is later disconnected while the open-cell condition is still present. If the charger is disconnected after the open-cell condition is removed, the device recovers (i.e., FETs are re-enabled). Following a shutdown caused by an open-cell condition, the FETs initially re-enable when a charger is detected. However, if the open-cell condition is still present, the FETs re-open after the filter time.



#### CELL-BALANCING FUNCTION

The bq77910 implements an internal cell-balance control circuit and power FET structure. Because no CPU is available to manage a complex algorithm, a simple and robust hardware algorithm is implemented.

#### Overview

- Uses a separate comparator to check if cells have reached the balancing threshold to start balancing (i.e., does not use the OV trip comparator)
- Balance and charge can run concurrently no charge-time extension
- Compare cell voltages cell with highest voltage is bled off for time t<sub>CELL\_BAL\_CHECK</sub>.
- Balancing current set by R<sub>VCX</sub> effect of balancing current on cell-to-cell voltage differential depends on cell
  capacity and t<sub>CELL\_BAL\_CHECK</sub>.
- Cell-balancing options programmable balancing threshold, when to balance (always, only during charge, or never), and how long to balance

# **Control Algorithm Description**

- Potential balancing action is updated (latched) every minimum dwell time t<sub>CELL BAL CHECK</sub>
  - 1. Action = bleed highest cell above cell-balance start voltage [Note: no hysteresis]
  - 2. Only one cell is bled at a time
  - 3. A minimum dwell time of 7.5 minutes equates to <0.5% capacity at 2 Ah and 50 mA balancing current)
  - 4. Calculation of potential balancing action is reset/inhibited when timer is expired to minimize current draw on the cell stack in case of charger termination

#### Balancing action is suppressed if any of the following are true:

- 1. Highest cell voltage < cell-balance start voltage
- 2. Balance timer has expired (when configured for balancing time-out)
- 3. Charger is not detected when configured to balance only in charger
- 4. Cell-voltage measurement is active

#### Balancing action inhibited during cell measurement

- 1. Measure for 50 ms, balance for 200 ms per each 250-ms cycle (80% utilization)
- 2. Cell measurements are frozen when balancing output is asserted
- 3. OV, UV protection delay time is constrained to be 500 ms or longer
- 4. Cell balancing is suspended when an OV/UV condition is present and is being timed for fault determination (maximum time for OV = 2.25 s; UV = 32 s).
- 5. Cell balancing is resumed after the fault checking has been completed, whether faults are cleared or latched

#### Recommended system design – charger continues to top up the pack when connected

- 1. This may not be the case with certain chargers which shut down once charge current taper limit is reached.
- 2. Timer should be enabled to prevent balancing from discharging the pack (maximum balance time is limited).
- 3. Timer value is selectable via EEPROM (1, 2, 4, or 8 hours).
- 4. Timer value of 4 hours limits discharge of 4-cell pack to ~2.5% at 2 Ah and 50-mA balance current; 10-cell pack to ~1% at 2 Ah and 50-mA balance current.
- 5. Initialize timer when balancing action starts (first cell voltage > cell balance-start threshold).
- 6. Suspend balancing immediately if charger is disconnected.

#### **Balancing Algorithm Configurable Parameters**

- Cell-balance start voltage: 4 bits, 3.9 V-2.4 V in 0.1-V increments, default = 3.9 V
- Cell-balance enable / control: based on charger present, timer expiration, or both (See EEPROM map for details)
- Time-out value (optional): 2 bits: 1, 2, 4, 8 hours

22



# **External Connections for Cell Balancing**

Multiple options are supported for different cell-balancing requirements. These are summarized in the following sections. These diagrams do NOT show the other external connections such as BAT, TS, CHGST, or power FET arrangements. See subsequent sections for more complete application diagrams showing all external connections.

## Normal Configuration - Balancing With Internal FETs

The basic cell balancing-configuration is shown here. Balance current must be limited using external resistance. Resistive component sizes limit the balance current as the return current flows through the VCx pins. Because resistor values are relatively low (to allow sufficient balance current), it may be necessary to maximize external capacitor sizes, depending on the filtering requirements.




Figure 6. Typical Balancing Configuration (~50 mA)

#### Low-Current Cell Balancing – External Filtering for Cell-Voltage Readings

To limit balancing current further, the external series resistance can be increased as shown. Balancing can be fully disabled by setting EEPROM bit CB\_EN = 0 if desired.






Figure 7. Typical Low-Current Balancing Configuration (~2 mA)

# High Current (Approximately 100 mA-150 mA) Balancing Using External Power FETs

In this example, external PMOS devices are driven from the IC internal NMOS balance FETs. Current limiting is controlled by the external resistors and is on the order of 100 to 150 mA, depending on cell voltage. Contact TI for application example.



#### APPLICATION INFORMATION

#### **Internal Voltage Regulator**

The bq77910 has an integrated low-power linear regulator that provides power to both internal and any optional user-defined external circuitry. The input for the regulator is derived from the BAT terminals. VREG nominal output value is 3.3~V and is also internally current-limited. The minimum output capacitance for stable operation is  $1~\mu\text{F}$ .

When the SHTDIS bit = 1, the LDO regulator remains enabled when the part enters the SHUTDOWN mode. When SHTDIS bit = 0, the regulator (and the IC internal circuitry) is disabled during the SHUTDOWN mode. When the regulator circuit is disabled (including the time during the power-up sequence of the IC) the DSG and CHG FETs are driven OFF.

# **Charger Detection and Wake-Up**

The bq77910 contains a mechanism to detect the presence of an external charger and allow the device to wake up from the low-power shutdown mode when the LDO has been turned off. A low-power wake-up circuit monitors the CHGST pin to determine the charger connection event.

#### **CHGST Pin Detection**

Because the bq77910 is designed to use low-side NMOS FETs to control current flow to / from the battery pack, charger presence detection cannot be determined simply by checking the positive terminal voltage. To allow detection of the presence / absence of an external charger under any operating conditions, the bq77910 implements a charger sense pin, designated CHGST. If a voltage of greater than (nominally) 0.5 V is detected at the CHGST pin, the bq77910 logic assumes that a charger has been connected. The voltage monitoring circuit at the CHGST pin is an always-on subsystem within the chip. When the proper voltage appears at the CHGST pin, the IC wakes up from the SHUTDOWN mode after a charger is connected. If fault conditions exist, the part may re-enter a low-power or SHUTDOWN state, depending on the configuration.

The means of connecting the CHGST pin is user- and application-dependent, and may vary with the external contact structure of the battery pack.

For example, a dedicated CHARGER(+) contact with attenuating resistors can be used such that the CHGST pin is pulled high whenever the pack is inserted into a charger.

For a system/application which uses a charge-protection FET to disconnect the charger (–) during a fault condition, it is recommended that the connection to the CHGST pin be pulled up to the charger (+) potential (using a pullup resistor) on the charger side to prevent this signal from going negative with respect to the pack internal reference (VSS pin) when the charge FET in the battery pack may be open.

If the system does not use a charge FET within the battery pack, the VSS (internal) reference and CPCKN (charger reference) are the same, which allows CHGST to be pulled up to any logic-high level above  $V_{CHG\_DET1}$  to detect charger insertion.

A timing diagram corresponding to the UV fault/recovery condition using the CHGST signal is shown in Figure 8.

# **CPCKN Pin Detection**

When the device is shut down with LDO off, a potential less than approximately VSS -2 V applied to CPCKN causes the LDO to turn on and the power-up sequence to commence. However, the power-up state is not latched, and if CPCKN falls above the VSS -2 V threshold, the device again shuts down.






Figure 8. Normal Operation, UV Fault on VCELLx, Then Charger Connection

# **Temperature Sensing**

#### TS and VTSB Pin Interface

The bq77910 uses the TS pin input to read the voltage on an external thermistor to determine the pack/system temperature. The VTSB pin allows the IC to generate its own bias voltage to drive the thermistor. To save power, the VTSB bias supply is pulsed ON only when the temperature readings are being taken. The VTSB pin is powered by the LDO output (VREG) and with a maximum output impedance of 150  $\Omega$ .




Figure 9. TS and VTSB Pin Interface

www.ti.com

A negative-temperature-coefficient thermistor in the topology shown in Figure 9 is assumed. With this arrangement, the *voltage* at the TS will be lower for high temperature, and higher for low temperature. If the voltage measured at the TS pin is below the  $V_{HOT}$  threshold, a pack overtemperature condition is detected.


In the extreme fault cases, an open (disconnected) thermistor indicates a voltage at the TS pin equivalent to the VREG pullup voltage, and a shorted thermistor indicates a voltage close to 0 (VSS). An open-thermistor fault recovers within the fault filter time following removal of the open condition. Shorted-thermistor detection places the device into the low-power SHUTDOWN mode, requiring re-insertion into a charger for wakeup.

#### **External Bias Supply Detection**

During the time period in which the bq77910 checks the thermistor status, a weak (nominal 1- $\mu$ A) current is applied from the TS pin to VSS. If V\_TS > V\_EXT\_PU, then the IC operates as if an external supply is present and does not enable the VTSB internal supply. A sequence of operations is performed to determine the existence of shorted thermistor, open thermistor, or pack overtemperature faults as listed in the following section.



# **Temperature Measurement / Fault Detection Logic Flow Diagram**





## **Battery Pack / Charger Shared-Thermistor Functionality**

The pulsing of the VTSB pin is enabled ONLY when the IC determines that there is no external supply (e.g., from the charger) already driving the thermistor. This allows a single thermistor to be used by both the bq77910 and the external charger to measure pack temperature. This can also be used as a method of charger presence detection in case a dedicated charger-detect pin is not implemented in the end-equipment pack design.

By connecting the CHGST pin to the TS pin on the battery-pack internal circuit board, a three-terminal battery-pack design with (+), (-) and (T) (thermistor) contacts is compatible with the charger-detection mechanism of the bq77910. Because the external charger normally applies a bias voltage to the TS pin from an external source, there is a voltage present on the CHGST pin whenever the pack is inserted into the charger.

#### NOTE

 $V_{TH\_xxx}$  (thresholds) are ratiometric based upon VREG. Care should be taken if using an external pullup to a voltage other than the VREG voltage to account for the difference in these detection thresholds.

Depending on the arrangement of the power FETs within the pack, the sharing of a common thermistor between the BMU and the external charger may not be feasible. Applications which **do not** use a CHG disconnection FET are supported, because there is a common ground reference between the external charger and the internal IC ground.

In case of applications which **do** use a CHG FET, the following issues should be understood from the system point of view:

- When the CHG FET is disabled (as in a fault condition), the internal reference (VSS pin of the IC) is disconnected from the external reference (CPCKN connected to charger return path).
- When a charger is connected and powered on, the CPCKN voltage is negative, and it is possible that the CHGST pin is negative with respect to the IC VSS pin.
- The CHGST and TS pins are not internally protected from negative voltages.
- If an external clamp circuit is used to prevent the CHGST voltage from going below 0 V with respect to VSS, and the CHGST/TS pins are connected within the pack, the TS pin indicates an invalid temperature range (or perceived thermistor-shorted fault) until the CHG FET is closed.
- If a charger is connected and not powered on, the CHGST pin may be pulled up to the PACK+ rail. This pin is
  internally clamped to a safe voltage; however, series resistance is required to avoid overcurrent damage to
  the internal clamping circuit. If the CHGST and TS pins are tied together within the pack, this resistance
  affects the reading of the pack internal thermistor by the external device.
- Ideally, the external charger should be designed such that a negative voltage (with respect to the pack internal VSS) cannot be imposed on the CHGST/TS pin when a charger is connected.
- In the case of the CHG FET ON and current flowing, the CPCKN potential may be a few hundred millivolts below the IC VSS pin (depending on charge current level and charge FET on-resistance). This also affects the accuracy of the thermistor voltage as read by the external charger. A suggested approach is for the external charger to momentarily interrupt charge current flow while taking the pack temperature reading when a CHG FET is implemented.

#### **Charge / Discharge Enable Operating Thresholds**

If the voltage measured at the TS pin is below  $V_{TH\_HOT}$ , a pack overtemperature condition is detected. The bq77910 disables the charge and discharge FETs (but remains in the active mode). Using a standard 103AT thermistor and 10-k $\Omega$  pullup resistor, this corresponds to approximately 60°C. The temperature level is chosen to be slightly above the normal charge disable level implemented by an external charger, and would not normally activate during charge unless the charger's own overtemperature shutdown did not trigger before this level. The external charger typically also has a cold-temperature charge inhibit (roughly between 0°C and 10°C) as shown in Figure 10.




Figure 10. Typical Thermistor Response and Protection Thresholds (VTSB = 3.3 V, Pullup = 10 kΩ)

The bq77910 limits pack operation in the case of an overtemperature, undertemperature, open, or shorted thermistor. An overtemperature fault opens the protection FETs only; a shorted-thermistor fault also puts the device into low-power / fault protection mode. Due to the range of resistance values available with a typical thermistor, an undertemperature fault is indistinguishable from an open-thermistor fault and has the same protection mechanism (enter protection state, but device stays awake). The  $V_{TH\_OPEN}$ ,  $V_{HOT}$ , and  $V_{TH\_SHORT}$  thresholds are ratiometric to the VTSB pin bias voltage. Typical values are shown; see the parametric tables for details.

#### OV TS CTRL (EEPROM Bit) Interface

In the case of a battery pack which implements a CHG pass FET, the charging function can be disabled by opening the FET during fault conditions. However, in the case of a design which does not implement a CHG pass FET, use of the EEPROM bit OV\_TS\_CTRL can allow the bq77910 to communicate an overvoltage fault condition to the external charger.

Assuming that the charger uses the thermistor located within the battery pack (which is also connected to the TS pin), if the OV\_TS\_CTRL bit is set to 1, the TS pin is pulled to VSS whenever an OV fault occurs. The result is that the external charger reads a thermistor value equivalent to a hot battery condition and suspends charging. When the bq77910 is pulling the TS pin to ground, the CHGST detection function is momentarily disabled as noted in the Temperature Measurement / Fault Detection Logic Flow Diagram section. If the OV\_TS\_CTRL bit is set to 1, the TS line is pulled to ground regardless of the state of the CHG\_TMP\_DIS bit (the TS pulldown functionality is implemented based on OV fault condition, even if internal temperature monitoring is disabled). When TS is pulled down, charger-presence detection still operates on a sampled basis. The TS pin is released for 200 ms out of every 4 seconds to test for an external charger connection.

# UV Fault – Secondary Delay Function (See Also Cell Undervoltage Detection and Recovery)

When an undervoltage fault occurs (any cell voltage  $< V_{UV}$ ) and remains for a time exceeding the UV fault delay timer ( $t_{UV}$ ), then the discharge FET is disabled (opened) to stop the discharge current.

Recovery depends on the configuration of the UV\_REC bit: If UV\_REC = 0, then recovery occurs when all the cell voltages are  $> V_{UV}$  + hysteresis, which could be almost instantaneously if the load current is high and the cells still contain capacity. Care should be taken when using UV\_REC = 0, as it can cause the FETs and cells to overheat if threshold settings are not properly considered.

If UV\_REC = 1, then all the cell voltages must be >V<sub>UV</sub> + hysteresis, AND the load must also be removed.



Additionally, if  $UV_REC_DLY = 1$  and all the cell voltages remain  $<V_{UV}$  + hysteresis for more than 8 seconds, then the bq77910 enters the SHUTDOWN mode.

If UV\_REC\_DLY = 0, the part does not enter SHUTDOWN mode from a UV fault condition.

Once in the SHUTDOWN mode, insertion into a charger is required to exit the SHUTDOWN mode.

When in the SHUTDOWN mode, the SHTDIS bit sets the operation of the onboard LDO (VREG output): SHTDIS = 1 keeps the LDO **on**, whereas SHTDIS = 0 turns the LDO off.

This recovery criterion is described in the fault summary of Table 2 and the *Cell Undervoltage Detection and Recovery* section.

# **Pack/System Connection Arrangements**

The architecture and fault detection/recovery logic allows the system developer to implement multiple types of battery-pack topologies using the bq77910. A few basic application cases are illustrated here; however, others are also possible as long as the external connections and host-equipment interface are compatible with the fault detection and recovery signaling methods.

Notes regarding the application schematics:

- A five-cell configuration is shown for simplicity. All unused cell inputs (not shown) are tied to the PACK(+) positive terminal.
- For configurations which do not implement a CHG FET, it is assumed that the CHGST pin (in bq77910A) is pulled up inside the charger equipment (nominally V<sub>CHG DET1</sub>).
- Gate-source pulldown resistances are recommended for the power FETs to prevent parasitic turnon when the bq77910 is in shutdown mode. This may have a slight impact on operating current when FETs are enabled; however, very large resistances (~ 5 MΩ) may be used to minimize this effect.
- Series resistance between the CHG/DSG pins and FET gates should be sized to assure quick turnoff of the FETs used.
- High-current (pack discharge/charge) flow paths are indicated by wide traces; low-current signal paths use narrow traces in the following schematics.

Copyright © 2010–2011, Texas Instruments Incorporated



## Series CHG and DSG FET Configuration

Use of a separate contact (i.e., CHGST) for charger detection is preferred if the cell-balancing function is used. This is to allow balancing to occur only while charging. Otherwise, if the part cannot detect the presence of a charger, balancing must be enabled to occur at all times or not at all. The CHGST pin should be protected from possible negative voltage inputs which may occur if connected to a charger with the CHG FET open.

Note that in shutdown with the LDO off, the specified shutdown currents require that the voltage at CPCKN with respect to VSS is controlled. In the parallel FET case, CPCKN is clamped through the body diode of the charge FET. In the series FET case, external circuitry is required to keep CPCKN from floating. Contact TI for recommended application circuits.

If current is able to flow from CPCKN through the charge FET (e.g., through the body diode), the resistor  $R_{LDRM\_DET}$  is required to discharge DPCKN for proper detection of load removal. When the FETs are open and a load is present, the PACK- terminal and consequently DPCKN is pulled up to PACK+. When the load is removed, DPCKN is discharged through  $R_{LDRM\_DET}$ . Detection of load removal occurs when the voltage at DPCKN (referenced to VSS) falls below 2 V (typical).




Figure 11. Example Series FET Configuration Using the CHGST Pin



# Separate CHG(-) and DSG(-) Return Paths With Both FETs

In this configuration, if the charge current is typically much lower than the discharge current, a lower-cost component can be used for the charge control FET than in the series configuration previously shown.

Use of a separate contact (CHGST pin) is preferred if the cell balancing function is used. This is to allow balancing to occur only while charging. Otherwise, if the part cannot detect the presence of a charger, balancing must be enabled to occur at all times or not at all.

The CHGST pin should be protected from possible negative voltage inputs which may occur if connected to a charger with the CHG FET open.




Figure 12. Example Parallel (Split) Power Path FET Configuration Using CHGST Pin



## Separate CHG(-) and DSG(-) Return Paths With DSG FET Only

In this configuration, no charge-control FET is implemented. As a result, the bq77910 is unable to interrupt charge current when an overvoltage condition occurs. The suggested method to stop the charger in an overvoltage event is to use the thermistor signal to indicate a fault condition. The system should configure the OV\_TS\_CTRL bit high, so that when an overvoltage occurs, the charger detects that an overtemperature condition has occurred, and halts charging. (See the OV\_TS\_CTRL (EEPROM Bit) Interface section.)




Figure 13. Example Split Power Path With No Charge FET Using the CHGST Pin



#### **Common Return Path With No FETs**

If no internal FETs are implemented inside the battery pack, the only means of protection available is for the bq77910 control signals to be used as signals to the external device (tool or charger). These signals must be used by the external equipment to control the interruption of current flow in case of a fault condition. When no charge FET is implemented, the CHGST signal interface must be used to indicate to the battery pack that a charger has been connected.

In this configuration, an overvoltage fault is distinguished from an undervoltage fault by observing that during an overvoltage fault only the DSG control switches low, while during an undervoltage fault, both the DSG and CHG controls switch low.

If the OCD/SCD/SCC (overcurrent/short-circuit) protections are used in this configuration, the part cannot interrupt current flow. The fault detection *auto-recovers* because the DPCKN pin is seen at ground potential (which is the normal indication that the external load has been disconnected). The system may cycle into and out of fault protection mode depending on external conditions, so the host-equipment designer should be aware of this potential situation.




Figure 14. Single Power Path, No FETs



## 4 to 10 Series Cell Configuration

All cell input pins of the device are used for a 10-cell battery pack application. The bq77910 supports pack configurations ranging from 4 to 10 series cells. If fewer than 10 cells are used in an application, all unused VCx cell input pins should be tied together and pulled up to the most-positive cell input. Pullup resistance value is not critical; a 100  $\Omega$ –1000- $\Omega$  value is suggested. An example for a 5-cell application is shown here. Cell configuration is programmable by EEPROM, using the SYS\_CFG register bits CNF[2:0].




Figure 15. Unused VCELLx Pin Configuration



### **Delay Time Zero**

The ZEDE pin enables the EEPROM-programmed detection-delay times when connected to VSS (normal operation). A strong pulldown to VSS is recommended to prevent external circuit noise from causing ZEDE to go high. The detection delay time is set to minimum when this pin is connected to VREG. This is used in battery manufacturing test. When programming the EEPROM, this pin should to be connected to VREG to enable the serial communication interface.

### **Ship-Mode Equivalent Functionality**

Because the BMU is designed for standalone-mode operation, it does not incorporate a programmable-entry *ship mode*, which is intended for long-term storage of a battery pack after initial assembly.

The recommended method to allow an equivalent functionality is to cause the IC to enter into the low-power shutdown state with the LDO disabled. When the end-user first receives the battery and system, the pack must be (at least momentarily) inserted into a charger to wake up the BMU and allow normal operation. The following procedure can be used:

- 1. Configure EEPROM bit SHTDIS = 0 to turn off all functions fully when entering low-power mode.
- 2. Simulate a fault condition by driving TS pin voltage < V<sub>TH SHORT</sub> by either method:
  - (a) After pack assembly, connect the TS pin to VSS for > 8 seconds, or
  - (b) Disable delay time (pull ZEDE to logic high) AND connect TS to VSS for > 1 second.
- As shown in the fault detection/recovery table, the device goes into low-power shutdown mode due to a perceived shorted-thermistor fault. The LDO may be ON or OFF, depending on the configuration of the SHTDIS bit.

For battery packs which allow the TS pin signal to be brought to an external contact, the above procedure can be implemented after final pack mechanical assembly. Use of the TS pin to simulate a fault avoids the risks associated with forcing a momentary cell UV or *apparent* OCD/SCD/SCC condition after the pack has been fully or partially assembled.

#### SERIAL COMMUNICATION INTERFACE

### **Device Addressing and Protocol Overview**

The bq77910 uses a subset of the I<sup>2</sup>C communication protocol to allow programming and test of internal registers. The data is clocked via separate data (SDATA) and clock (SCLK) pins. The bq77910 acts as a slave device and does not generate clock pulses; it must be addressed and controlled from an external I<sup>2</sup>C bus master device. The slave address for the bq77910 has a 7-bit value of 0010 000.


The bq77910 communications protocol varies from the full I<sup>2</sup>C standard as follows:

- The bq77910 is always regarded as a slave.
- The bq77910 does not support the general code of the I<sup>2</sup>C specification.
- The bq77910 does not support address auto-increment, which allows continuous reading and writing.
- The bq77910 allows data to be written or read from the same location without re-sending the location address.

	(MSB)	I <sup>2</sup> C Address +R/W bit							
	(MSB)		I <sup>2</sup> C Address				(LSB)		
Write	0	0	4	0	0	0	0	0	
Read	U	U	1	U	U	U	0	1	




### **Bus Write Command to bq77910**




#### Note: Slave = bq77910

### Bus Read Command from bq77910 (Protocol A)



### Bus Read Command from bq77910 (Protocol B)





#### REGISTER SET AND PROGRAMMING

### **Memory Map**

The bq77910 has 10 programmable EEPROM registers and one RAM register used to access / write the EEPROM data. The EEPROM bits are used to program the various threshold, delay, configuration, and recovery control settings. The address, register names, and individual control bit names are shown in the following table. Descriptions of each individual register and available programming options are provided in the subsequent sections. Bits labeled RSVDx (gray) are unused and left for future options.

Address	Register Name	7	6	5	4	3	2	1	0
0x00	EE_PROG <sup>(1)</sup>								VGOOD <sup>(1)</sup>
0x01	SYS_CFG	CNF2	CNF1	CNF0	CHG_TMP_DIS	TMPEN	OT_REC	SHTDIS	SOR
0x02	OV_CFG1	RSVD2	RSVD3	OVT5	OVT4	OVT3	OVT2	OVT1	OVT0
0x03	OV_CFG2	OV_TS_CTRL	OVH2	OVH1	OVH0	RSVD4	OVD2	OVD1	OVD0
0x04	UV_CFG1	UV_HYST_INH	RSVD6	RSVD7	RSVD8	UVT3	UVT2	UVT1	UVT0
0x05	UV_CFG2	UV_REC	UV_REC_DLY	UVH1	UVH0	RSVD10	UVD2	UVD1	UVD0
0x06	OCD_DELAY	RSVD11	RSVD12	RSVD13	OCDD4	OCDD3	OCDD2	OCDD1	OCDD0
0x07	SCD_DELAY	RSVD14	RSVD15	ISNS_RNG	SCDD_RNG	SCDD3	SCDD2	SCDD1	SCDD0
0x08	OCD_SCD_TRIP	SCDT3	SCDT2	SCDT1	SCDT0	OCDT3	OCDT2	OCDT1	OCDT0
0x09	SCC_CFG	SCCD3	SCCD2	SCCD1	SCCD0	SCCT3	SCCT2	SCCT1	SCCT0
0x0A	CELL_BAL_CFG	CB_EN1	CB_EN0	CBT1	CBT0	CBV3	CBV2	CBV1	CBV0

<sup>(1)</sup> Read-only bit.

### System Configuration (SYS\_CFG, Address 0x01)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	CNF2	CNF1	CNF0	CHG_TMP_DIS(1)(2)	TMPEN	OT_REC	SHTDIS	SOR
If O	8 possible settings to determine pack		protection active in all sensing modes settings to		Disable temperature sensing	Recover from OT fault when pack has cooled below limit (incl. hysteresis)	LDO OFF in SHUTDOWN mode	Recover from OCD/SCD when load removed
If 1	config	uration (4 see follo	to 10	Thermal protection enabled only when no charger detected; thermal protection DISABLED when CHARGER PRESENT	Enable temperature sensing	Recover from OT fault when pack has cooled below limit (incl. hysteresis) AND LOAD REMOVED	LDO ON in SHUTDOWN mode	Recover from OCD/SCD when load removed and charger attached

<sup>(1)</sup> If CHG\_TMP\_DIS = 1, all thermal faults are cleared when a pack is inserted into a charger.

### Pack Configuration (Number of Cells)

Various pack sizes between 4 and 10 series cells are configured using the CNF[2:0] bits as shown.

CNF[2:0]	Pack Configuration (# Cells)
000	10
001	9
010	8
011	7
100	6
101	5
110	4
111	Do not use

Product Folder Link(s): bq77910

<sup>(2)</sup> CHG\_TMP\_DIS takes priority over OT\_REC. If both are = 1, then thermal faults are cleared whenever inserted into a charger.



## OV Detection Configuration #1 (OV\_CFG1, Address 0x02)

Bit Number	7	6	5	4	3	2	1	0		
Bit Name	RSVD2	RSVD3	OVT5	OVT4	OVT3	OVT2	OVT1	OVT0		
If O	NOT USED	NOT USED	0	Overvoltage trip threshold (64 possible values); see following table.						
If 1	NOT USED	NOT USED	O							

### **Programmable Overvoltage Threshold Settings**

Using the 5 bits OVT[5:0], up to 64 possible set points for overvoltage trip are possible, as shown. OVT setting is chosen to match the cell type and application requirements.

OVT[5:0]	OV Trip (Volts)	OVT[5:0]	OV Trip (Volts)
0x00	2.800	0x20	3.600
0x01	2.825	0x21	3.625
0x02	2.850	0x22	3.650
0x03	2.875	0x23	3.675
0x04	2.900	0x24	3.700
0x05	2.925	0x25	3.725
0x06	2.950	0x26	3.750
0x07	2.975	0x27	3.775
0x08	3.000	0x28	3.800
0x09	3.025	0x29	3.825
0x0A	3.050	0x2A	3.850
0x0B	3.075	0x2B	3.875
0x0C	3.100	0x2C	3.900
0x0D	3.125	0x2D	3.925
0x0E	3.150	0x2E	3.950
0x0F	3.175	0x2F	3.975
0x10	3.200	0x30	4.000
0x11	3.225	0x31	4.025
0x12	3.250	0x32	4.050
0x13	3.275	0x33	4.075
0x14	3.300	0x34	4.100
0x15	3.325	0x35	4.125
0x16	3.350	0x36	4.150
0x17	3.375	0x37	4.175
0x18	3.400	0x38	4.200
0x19	3.425	0x39	4.225
0x1A	3.450	0x3A	4.250
0x1B	3.475	0x3B	4.275
0x1C	3.500	0x3C	4.300
0x1D	3.525	0x3D	4.325
0x1E	3.550	0x3E	4.350
0x1F	3.575	0x3F	4.375



## OV Detection Configuration #2 (OV\_CFG2, Address 0x03)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	OV_TS_CTRL	OVH2	OVH1	OVH0	RSVD4	OVD 2	OVD1	OVD0
If O	Do not use TS line for external charger control	8 possible settings to control OV hysteresis (see following table)			NOT USED			
If 1	Use TS line for external charger control (if OV event, pull TS = low)				NOT USED	control OV sense delay (see following table)		

### **OV Hysteresis Settings**

Eight possible hysteresis settings are selectable using the bits OVH[2:0] as shown in the following table.

OVH[2:0]	OV Hysteresis (mV)
000	300
001	250
010	200
011	150
100	100
101	50
110	25
111	0

### **OV Delay Settings**

Eight possible OV trip time delay settings are selectable using the bits OVD[2:0]

OVH[2:0]	OV Delay (Seconds)
000	0.50
001	0.75
010	1.00
011	1.25
100	1.50
101	1.75
110	2.00
111	2.25



### UV Detection Configuration #1 (UV\_CFG1, Address 0x04)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	UV_HYST_INH	RSVD6	RSVD7	RSVD8	UVT3	UVT2	UVT1	UVT0
If O	Use hysteresis threshold to allow recovery after UV condition (DEFAULT)	NOT USED	NOT USED	NOT USED	Set one of 16 possible values; see			
If 1	Do not use (inhibit) hysteresis threshold to allow recovery from UV threshold	NOT USED	NOT USED	NOT USED	Set one of 16 possible values; see following table.			

### **Undervoltage Trip Threshold Settings**

The specific undervoltage trip point required by the cell type and application can be set using the UVT[3:0] bits as shown here:

UVT[3:0]	UV Trip Level (Volts)	UVT[3:0]	UV Trip Level (Volts)
0000	1.4	1000	2.2
0001	1.5	1001	2.3
0010	1.6	1010	2.4
0011	1.7	1011	2.5
0100	1.8	1100	2.6
0101	1.9	1101	2.7
0110	2.0	1110	2.8
0111	2.1	1111	2.9

### UV Detection Configuration #2 (UV\_CFG2, Address 0x05)

Bit Number	7	6		5 4		2	1	0	
Bit Name	UV_REC	UV_REC_DLY	UVH1 UVH0		RSVD10	UVD2	UVD1	UVD0	
If O	Recover from UV fault when all cell voltages increase above $V_{UV}$ threshold+hyst. CHG FET enabled immediately if charger detected	Part does NOT enter SHUTDOWN mode from the UV fault state	1 of 4 possible values, see table below				1 of 8 possible values, binary spacing, see		
If 1	Recover from UV fault only when all cell voltages increase above V <sub>UV</sub> threshold+hyst <i>AND</i> load is removed.	Part does enter SHUTDOWN mode if any cell voltage remains <v<sub>UV+hyst for &gt;8 seconds in the UV fault state</v<sub>			NOT USED	following table.		ee	

#### **UV Hysteresis Level**

The UV hysteresis is set using UVH[1:0] bits. Four possible values are available as shown; however, the maximum recovery level is set to 3.5 V in the case of a combination of high UV trip point plus high UV hysteresis values.

UVH[1:0]	Hysteresis (Volts)
00	0.4
01	0.8
10	1.2
11	1.6

### Recovery Voltage (Combination of UVT + UVH settings)

LIV/ Teles Laurel	Hysteresis							
UV Trip Level	0.4 V	0.8 V	1.2 V	1.6 V				
1.4	1.8	2.2	2.6	3.0				
1.5	1.9	2.3	2.7	3.1				
1.6	2.0	2.4	2.8	3.2				
1.7	2.1	2.5	2.9	3.3				
1.8	2.2	2.6	3.0	3.4				
1.9	2.3	2.7	3.1	3.5				

Product Folder Link(s): bq77910

42



### Recovery Voltage (Combination of UVT + UVH settings) (continued)

IIV Trim I accel	Hysteresis							
UV Trip Level	0.4 V	0.8 V	1.2 V	1.6 V				
2.0	2.4	2.8	3.2	3.5				
2.1	2.5	2.9	3.3	3.5				
2.2	2.6	3.0	3.4	3.5				
2.3	2.7	3.1	3.5	3.5				
2.4	2.8	3.2	3.5	3.5				
2.5	2.9	3.3	3.5	3.5				
2.6	3.0	3.4	3.5	3.5				
2.7	3.1	3.5	3.5	3.5				
2.8	3.2	3.5	3.5	3.5				
2.9	3.3	3.5	3.5	3.5				

### **UV Delay Time**

Eight possible time delay settings for the UV trip delay are selectable using the UVD[2:0] bits as shown.

UVH[2:0]	Delay (Seconds)
000	0.5
001	1
010	2
011	4
100	8
101	16
110	32
111	OFF



## Overcurrent in Discharge Delay Settings (OCD\_DELAY, Address 0x06)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RSVD11	RSVD12	RSVD13	OCDD4	OCDD3	OCDD2	OCDD1	OCDD0
If O	NOT USED	NOT USED	NOT USED					-1-
If 1	NOT USED	NOT USED	NOT USED	One of 32 possible delay settings, see following table.				

### **Discharge Overcurrent Detection Delay Settings**

OCDD[4:0] (HEX)	OC Detection Delay (mS)		OCDD[4:0 ] (HEX)	OC Detection Delay (mS)
0x00	20		0x10	500
0x01	40		0x11	600
0x02	60		0x12	700
0x03	80		0x13	800
0x04	100		0x14	900
0x05	120	0x15		1000
0x06	140	140 0x16		1100
0x07	160		0x17	1200
0x08	180		0x18	1300
0x09	200		0x19	1400
0x0A	220		0x1A	1500
0x0B	240		0x1B	1600
0x0C	260		0x1C	1700
0x0D	280		0x1D	1800
0x0E	300		0x1E	1900
0x0F	400		0x1F	2000



## Short Circuit in Discharge Delay Settings (SCD\_DELAY, Address 0x07)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RSVD14	RSVD15	ISNS_RNG	SCDD_RNG	SCDD3	SCDD2	SCDD1	SCDD0
If O	NOT USED	NOT USED	Use lower range of values for all short-circuit and overcurrent-trip thresholds	Use fast delay settings	One of 16 possible delay settings in		gs in each	
If 1	NOT USED	NOT USED	Use higher range of values for all short-circuit and overcurrent-trip thresholds	Use slow delay settings	range, see	following t	able.	

### **SCD Delay Settings**

Two separate ranges of 16 possible delay time values are selectable as shown here.

Fast Ra	ange (SCDD_RNG = 0)		Slow Range	(SCDD_RNG = 1)
SCDD[3:0]	SC Detection Delay (µs)		SCDD[3:0]	SC Detection Delay (ms)
0x00	60		0x00	50
0x01	120		0x01	100
0x02	180		0x02	200
0x03	240		0x03	300
0x04	300		0x04	400
0x05	360		0x05	500
0x06	420		0x06	600
0x07	480		0x07	700
0x08	540		0x08	800
0x09	600		0x09	900
0x0A	660		0x0A	1000
0x0B	720		0x0B	1100
0x0C	780		0x0C	1200
0x0D	840		0x0D	1300
0x0E	900		0x0E	1400
0x0F	960		0x0F	1500



### Discharge Overcurrent/Short-Circuit Trip Levels (OCD\_SCD\_TRIP, Address 0x08)

Bit Number	7	6	5	4	3	2	1	0	
Bit Name	SCDT3	SCDT2	SCDT1	SCDT0	OCDT3	OCDT2	OCDT1	OCDT0	
If 0 One of 16 possible SC trip settings (sense resistor voltage),					One of 16 possible OC trip settings (sense resistor voltage),				
If 1	see following to	able.			see following table.				

NOTE: SCD and OCD trip levels are controlled by current-sense gain-control bit ISNS\_RNG located in register 0x07. Trip levels measured at SENSE- are referenced to SENSE+.

## Discharge Short-Circuit Trip-Level Settings (Sense-Resistor Voltage)

SCDT[3:0]	Discharge Short-Circuit Trip Level, mV at SENSE (–), With ISNS_RNG = 0	Discharge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 1
0000	40	200
0001	50	250
0010	60	300
0011	70	350
0100	80	400
0101	90	450
0110	100	500
0111	110	550
1000	120	600
1001	130	650
1010	140	700
1011	150	750
1100	160	800
1101	170	850
1110	180	900
1111	190	950

### **Discharge Overcurrent Trip-Level Settings (Sense-Resistor Voltage)**

OCDT[3:0]	Discharge Overcurrent Trip Level, mV at SENSE(–), With ISNS_RNG = 0	Discharge Overcurrent Trip Level mV at SENSE(-), With ISNS_RNG = 1		
0000	25	125		
0001	30	150		
0010	35	175		
0011	40	200		
0100	45	225		
0101	50	250		
0110	55	275		
0111	60	300		
1000	65	325		
1001	70	350		
1010	75	375		
1011	80	400		
1100	85	425		
1101	90	450		
1110	95	475		
1111	100	500		



## Charge Short-Circuit Threshold and Delay Settings (SCC\_CFG, Address 0x09)

Bit Number	7	6	5	4	3	2	1	0	
Bit Name	SCCD3	SCCD2	SCCD1	SCCD0	SCCT3	SCCT2	SCCT1	SCCT0	
If 0 One of 16 possible charger short-circuit sensing delay					One of 16 possible charger short-circuit sensing threshold				
If 1	acttings and following table					settings (sense resistor voltage), see following table.			

NOTE: SCC trip-level range is controlled by current-sense gain-control bit ISNS\_RNG, located in register 0x07. Trip levels measured at SENSE- are referenced to SENSE+.

### **Charge Short-Circuit Delay-Time Settings**

SCCD[3:0]	Charge Short-Circuit Delay (µs)	SCCD[3:0]	Charge Short-Circuit Delay (µs)
0000	60	1000	540
0001	120	1001	600
0010	180	1010	660
0011	240	1011	720
0100	300	1100	780
0101	360	1101	840
0110	420	1110	900
0111	480	1111	960

### **Charge Short-Circuit Trip-Level Settings**

SCCT[3:0]	Charge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 0	Charge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 1		
0000	-10	-50		
0001	<b>–15</b>	<b>–</b> 75		
0010	-20	-100		
0011	-25	-125		
0100	-30	-150		
0101	-35	<b>–175</b>		
0110	-40	-200		
0111	<b>-45</b>	<b>–</b> 225		
1000	-50	-250		
1001	-55	<b>–275</b>		
1010	-60	-300		
1011	-65	-325		
1100	-70	-350		
1101	-75	<del>-375</del>		
1110	-80	-400		
1111	-85	-425		



### Cell-Balancing Configuration (CELL\_BAL\_CFG, Address 0x0A)

Bit Number	7	6	5	4	3	2	1	0	
Bit Name	CB_EN1	CB_EN0	CBT1	CBT0	CBV3	CBV2	CBV1	CBV0	
If O	See 4 possi	ble values	See 4 possi	ble values	One of 16 possible settings for cell-balance threshold (highest cell voltage to initiate balance action)				
If 1	following		following						

#### **Cell-Balance Enable Control**

CB_EN[1:0]	Cell Balance Function
00	Disable cell-balance function
01	Enable cell-balance function <sup>(1)</sup> at all times – start balancing (timer counting) whenever CBV threshold is reached, terminate when timer expires. Balancing restarts once all cells have first fallen below the CBV threshold and then at least one cell again reaches the CBV threshold.
10	Enable cell balance function <sup>(1)</sup> when charger detected, terminate when charger removed. (Note: This is recommended only with chargers that keep the battery topped-off, i.e., maintenance charge implemented after regular charge completion.)
11	Enable cell-balance function <sup>(1)</sup> when charger is detected, terminate when charger is removed OR when timer expires. Following timer expiration, the charger must be disconnected then reconnected to restart balancing.

<sup>(1)</sup> Enable cell balance function means that the logic checks cell voltages to decide if balancing action (current bleed/bypass) should occur. Start balancing is defined as the time when the algorithm is active, i.e. actually diverting current around a cell. Timer initiation begins when balancing action starts, not when charger is detected.

#### **Cell-Balance Timer**

Cell balancing, if enabled, begins when the charger is present and the first cell exceeds the CBV start threshold. Cell balancing is terminated when the charger is removed, or after CBT timeout interval regardless of charger-removal detection. This method is used to prevent continuous drain of the cells in the case where the battery pack is stored in the charger after charge termination.

CBT[1:0]	Timeout Length (Hours)
00	1
01	2
10	4
11	8

### **Cell Balance Voltage Threshold Settings**

When any cell reaches the programmed setting, the cell balance algorithm begins as discussed previously in the operation / applications section. Cell balancing must be enabled via the CB\_EN control bit, and in some cases (see the *Cell-Balance Enable Control* section) the charger must be detected for the algorithm to initiate.

CBV[3:0]	Cell Voltage
0000	3.9
0001	3.8
0010	3.7
0011	3.6
0100	3.5
0101	3.4
0110	3.3
0111	3.2
1000	3.1
1001	3.0
1010	2.9
1011	2.8
1100	2.7
1101	2.6





CBV[3:0]	Cell Voltage
1110	2.5
1111	2.4

### **EEPROM Control Register (EEPROM, Address 0x0B)**

Bit Numb	er 7	6	5	4	3	2	1	0
Bit Nam	EEPROM7	EEPROM6	EEPROM5	EEPROM4	EEPROM3	EEPROM2	EEPROM1	EEPROM0

These bits enable data write to EEPROM locations (0x01–0x0A) when written with data 0100 0001 (0x41). Pre-read of EEPROM data is available by setting these bits with 0110-0010 (0x62). Default is 0000-0000 (0x00).

### **EEPROM Write Sequence**

EEPROM is written by  $I^2C$  command. When ZEDE = H, the SCLK and SDATA lines are enabled to allow  $I^2C$  communication.

	(MSB)	I <sup>2</sup> C Address +R/W bit							
	(MSB) I <sup>2</sup> C Address (LSB)						(LSB)		
Write	0		,		•	•	0	0	
Read	0	0	1	U	Ü	Ü	0	1	

The bq77910 has integrated configuration EEPROM for OV, UV, OCD, SCD, and SCC thresholds and delays. The appropriate configuration data is programmed to the configuration registers and then 0x41 is sent to the EEPROM register to enable programming . By driving the EEPROM pin (set high and then low), the data is written to the EEPROM. The recommended voltage at BAT for EEPROM writing is >7 V. A flowchart showing the EEPROM write / check sequence is shown in Figure 16.



### **Parity Check**

The bq77910 uses EEPROM for storage of protection thresholds and delay times as previously described. Additional EEPROM is also used to store internal trimming data. For safety reasons, the bq77910 uses a column-parity error-checking scheme. If the column-parity bit is changed from the written data, both DSG and CHG FETs are forced OFF as a fail-safe mechanism.




Figure 16. EEPROM Programming Flow Diagram



### **REVISION HISTORY**

Cł	nanges from Revision A (October 2010) to Revision B	Page
•	Deleted a Features bullet under Low Supply Current	1
•	Changed high end of cell-to-cell differential to 9 V	5
•	Added cell input rows to Absolute Maximum Ratings table	5
•	Added lower bound to maximum ratings for output voltage on pins CHG and DSG	5
•	Added row for regulator current	5
•	Added note following Absolute Maximum Ratings table	5
•	Deleted row "VC10 to VC1" from Recommended Operating Condidions input voltage range	6
•	Changed	
•	Added cell input rows to Recommended Operating Conditions table	6
•	Added VSENSE(+) and (-) rows to Recommended Operating Conditions table	6
•	Added "nominal" to parameter descriptions for R <sub>VCX</sub> and C <sub>VCX</sub> in Recommended Operating Conditions table	6
•	Added I <sub>REG</sub> and I <sub>CB</sub> rows to Recommended Operating Conditions table	6
•	Changed CREG to CVREG in Recommended Operating Conditions table	6
•	Added 0.1 minimum value for CCCAP, CDCAP in Recommended Operating Conditions table	6
•	Changed C <sub>CCAP</sub> and C <sub>DCAP</sub> note following Recommended Operating Conditions table	6
•	Changed I <sub>CC</sub> from supply current to average supply current and added "(no load)" to test conditions	<b>7</b>
•	Changed electrical characteristic values for I <sub>SHUTDOWN 1</sub> ; changed I <sub>SHUTDOWN 2</sub> row	
•	Changed values for V <sub>GATE UV</sub> and V <sub>GATE UV</sub> <sub>H</sub> in Electrical Charactreristics	<b>7</b>
•	Added "no dc load" to test condition for V <sub>(FETON)</sub> in Electrical Characteristics	<b>7</b>
•	Changed values in Electrical Characteristics for t <sub>f</sub> with test condition BAT = 6.4	7
•	Changed values for I <sub>SC</sub> in Electrical Characteristics	7
•	Changed values for V <sub>HOT</sub> in Electrical Characteristics	8
•	Changed values for V <sub>TH_HYST</sub> in Electrical Characteristics	8
•	Deleted Current-Sense Amplifier Inputs row from Electrical Characteristics	8
•	Changed description of R <sub>OPEN_CELL</sub> in Electrical Characteristics from "Impedance" to "Minimum impedance" and changed value	8
•	Changed maximum $\Delta V_{OV}$ threshold accuracies from 40 mV to 50 mV and from 65 mV to 75 mV	8
•	Changed text of "This current is sufficient" note following Electrical Characteristics	8
•	Changed values for V <sub>CHG_DET1</sub>	9
•	Deleted Internal Oscillator section	10
•	Changed first paragraph of Normal Operation Mode section	
•	Made several changes inTable 1i	11
•	Added names of EEPROM bits to Cell Overvoltage and Undervoltage Detectioin and Revovery sections	11
•	Corrected text in Caution statement and in second following paragraph	
•	Changed resistance in Load Removal Detection/OCD and SCD Fault Recovery section	12
•	Deleted text from body of Note	
•	Added names of EEPROM bits to Short Circuit in Charge (SCC) Detection section	13
•	Deleted text from first paragraph of BAT Voltage Peak Detection/Transient Suppression section	15
•	Changed battery pack voltage from 40 V to 43.75 V	
•	Corrected second paragraph in FET Gate Drive Control section	17
•	Changed several entries in the Filter Time column of the Fault Detection, Action, and Recovery Condition Summary table	21
•	Added a NOTE following the Fault Detection, Action, and Recovery Condition Summary table	21
•	Reworded text in Normal Configuration – Balancing With Internal FETs section	23

# bq77910



SL	USA07B – AUGUST 2010 – REVISED MAY 2011 www.ti.	.com
•	Changed REG to VREG	. 25
•	Added a CPCKN Pin Detection section to the data sheet	. 25
•	Changed REG to VREG, 100 $\Omega$ to 150 $\Omega$ , and deleted a sentence in the TS and VTSB Pin Interface section	. 26
•	Changed text of existing paragraphs and added a new paragraphj to the Series CHG and DSG FET Configuration	. 32
•	Minor text changes to Separate CHG(-) and DSG(-) Return Paths With Both FETs section	. 33
•	Changed "PACK(+) positive terminal" to "most-positive cell input" in the 4 to 10 Series Cell Configuration section	. 36
•	Deleted a phrase from the last paragraph of the Ship-Mode Equivalent Functionality section	. 37
•	Deleted text from second bullet in list of Device Addressing and Protocol Overview section	. 37
•	Deleted text from note following Memory Map table	. 39
•	Corrected Charge Short-Circuit Delay for SCCD[3:0] = 0010	. 47
•	Deleted text in the paragraph following the table in the EEPROM Write Sequence section	. 49





www.ti.com 23-May-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
BQ77910DBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ77910DBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBT (R-PDSO-G38)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153.



# DBT (R-PDSO-G38)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com