

Data sheet acquired from Harris Semiconductor SCHS050C – Revised October 2003

CMOS 4-Bit Magnitude Comparator

High Voltage Types (20-Volt Rating)

■ CD4063B is a 4-bit magnitude comparator designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or "greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A < B, A = B, A > B) and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16 . . . 4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = low, (A = B) = high, (A > B) = low.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A \leq B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

The CD4063B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). This device is pin-compatible with the standard 7485 TTL type.

Features:

- Expansion to 8, 12, 16....4N bits by cascading units
- Medium-speed operation:


compares two 4-bit words in 250 ns (typ.) at 10 V

- 100% tested for quiescent current at 20 V
- Standardized symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package temperature range;
 100 nA at 18 V and 25°C
- Noise margin (full package temperature range)


 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

■ Servo motor controls ■ Process controllers



CD4063B Types




TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT±10mA
POWER DISSIPATION PER PACKAGE (PD):
$For T_A = -55^{\circ}C \text{ to } +100^{\circ}C \qquad .$
For T _A = +100°C to +125°C
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING);
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max+265°C

RECOMMENDED OPERATING CONDITIONS
For maximum reliability, nominal operating
conditions should be selected so that
operation is always within the following ranges:

operation is an experienced								
	LIĀ							
CHARACTERISTIC	Min.	Max.	UNITS					
Supply-Voltage Range (For TA=Full Package- Temperature Range)	3	18	٧					



tp TOTAL = tp (COMPARE) + 2.4 tp (CASCADE), AT VDO = 10V (3 STAGES) - 250 *(2 x 200) = 850 ns (TYP.)

Fig. 1 — Typical speed characteristics of a 12-bit comparator.

CD4063B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONI	HOITIC	IS	LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	V _O	VIN	VDD						+25		UNITS
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.	· · -	0,5	5	5	5	150	150	_	0.04	5	
		0,10	10	10	10	300	300	_	0.04	10	μΑ
		0,15	15	20	20	600	600	-	0.04	20	
	. –	0,20	20	100	100	3000	3000	_	0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1 1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current, IOH Min.	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5	0.05				_	0	0.05	
Low-Level, VOL Max.	. –	0,10	10	0.05				-	0	0.05	V
VOL IVIEX.		0,15	15	0.05				_	0	0.05	
Output Voltage:	_	0,5	5		4	.95		4.95	5	-	ľ
High-Level,		0,10	10		9	.95		9.95	10		
VOH Min.	- 0,15 15 14.95 1		14.95	15	_						
Input Low	0.5, 4.5	-	5		1	.5		_	_	1.5	
Voltage,	1, 9	_	10	3			-		. ∞3		
VIL Max.	1.5,13.5	_	15	4				_	_	4	l
Input High	0.5, 4.5	_	5	3.5			3.5		_	٧	
Voltage,	1, 9	_	10			7		7	_	_	
VIH Min.	1.5,13.5	-	15		1	1		11	_	_	
Input Current IJN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μА

TRUTH TABLE

	INPUTS											
	COMPA	RING		CASCADING			OUTPUTS					
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A > B	A < B	A = B	A > B			
A3 > B3	- X	Х	Х	Х	×	X	0	0	1			
A3 = B3	A2>B2	X	Χ .	×	X	х	0	0	1			
A3 = B3	A2 = B2	A1>B1	X ·	×	X	Х	0	0	1			
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	x	×	0	0	1			
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1			
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	0	0	1	0			
A3 = B3	A2 = B2	A1 = B1	A0 = B0	1	0	0	1	0	0			
-A3 = B3	A2 = B2	A1 = B1	A0 < B0	×	Х	X	1	0	0			
A3 = B3	A2 = B2	A1 < B1	X	х	×	X -	1	0	0			
A3 = B3	A2 < B2	x :	X	x	× × .	x	1	0	. 0			
A3 < B3	х	x	×	. X	×	× ·	. 1	0	0			

X = Don't Care

 $\textbf{Logic 1} \equiv \textbf{High Level}$

Logic 0 ≡ Low Level

CD4063B Types




Fig. 2 - Logic diagram for CD4063B.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

	TEST CONDI	TIONS	Lii		
CHARACTERISTIC	**************************************	V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:	!	5	625	1250	1
Comparing Inputs to		10	250	500	
Outputs, tpHL, tpLH		15	175	350	ns
		5	500	1000	1 '''
Cascading Inputs to	. ,	10	200	400	
Outputs, tpHL, tpLH		15	140	280	10 T
		5	100	200	
Transition Time,		10	50	100	ns
tthL/ttlh		15	40	80	
Input Capacitance, CIN	Any Input		5	7,5	pF




Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.

DRAIN-TO-SOURCE VOLTAGE (VDS)-V

-15
-10
-5

O

AMMOENT TEMPERATURE (Tg)* 25 °C

GANG-TO-SOURCE VOLTAGE (VQS)* -5 V

-15 V

-15 V

-15 V

-15 V

-15 V

-15 V

-16 V

-17 V

-17 V

-18 V

-18

Fig. 6 — Minimum output high (source) current characteristics.

CD4063B Types




Fig. 7 — Typical propagation delay time vs. load capacitance ("comparing inputs" to outputs).




Fig. 10 — Typical power dissipation vs. frequency (see Fig. 12 — dynamic power dissipation test circuit).




Fig. 8 — Typical propagation delay time vs. supply voltage ("comparing inputs" to outputs).




Fig. 11 - Input current test circuit.




Fig. 9 - Typical transition time vs. load capacitance.




Fig. 12 - Dynamic power dissipation test circuit.




Fig. 13 - Input-voltage test circuit.





Fig. 14 - Quiescent-device-current test circuit.



Dimensions in parentheses are in millimeters and are derived from the besic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, {\rm inch})$.





i.com 6-May-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4063BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4063BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4063BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4063BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4063BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4063BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4063BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4063BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4063BPWE4	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4063BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4063BPWRE4	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.