

Data sheet acquired from Harris Semiconductor SCHS050C - Revised October 2003

CMOS 4-Bit Magnitude Comparator

High Voltage Types (20-Volt Rating)

■ CD4063B is a 4-bit magnitude comparator designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or "greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A < B, A = B, A > B) and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16 . . . 4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = Iow, (A = B)= high, (A > B) = low.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A < B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

The CD4063B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). This device is pin-compatible with the standard 7485 TTL type.

Features:

- Expansion to 8, 12, 16....4N bits by cascading units
- Medium-speed operation:


compares two 4-bit words in 250 ns (typ.) at 10 V

- 100% tested for quiescent current at 20 V
- Standardized symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- # Noise margin (full package temperature range)


■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

■ Servo motor controls ■ Process controllers



CD4063B Types




TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)0.5V to	+20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to VDD	+0.5V
DC INPUT CURRENT, ANY ONE INPUT±	10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	10mW
For T _A = +100°C to +125°C)OmW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types))OmW
OPERATING-TEMPERATURE RANGE (TA)55°C to +1	25°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +1	50°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max+2	:65°C

RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

,	LIÑ		
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For T _A =Full Package- Temperature Range)	3	18	٧



TOTAL TO (COMPARE) + 3 x to (CASCADE), AT VDD = 10V (3 STAGES) = 250 + (2 x 200) = 650 ns (TYP.)

Fig. 1 — Typical speed characteristics of a 12-bit comparator.

CD4063B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								
ISTIC	V _O	VIN (V)	V _{DD} (V)	+25						UNITS		
	(V)			55	-40	+85	+125	Min.	Тур.	Max.]	
Quiescent Device	· · -	0,5	5	5	5	150	150	_	0.04	5	μΑ	
Current,		0,10	10	10	10	300	300	_	0.04	10		
IDD Max.		0,15	15	20	20	600	600	_	0.04	20		
	. –	0,20	20	100	100	3000	3000	-	0.08	100	1	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		mA	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_		
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-		
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_		
	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	_	0,5	5	0.05				_	0	0.05		
Low-Level, VOL Max.	. –	0,10	10		0	.05		-	0	0.05	V	
AOL May.		0,15	15		0	.05		_	0	0.05		
Output Voltage:	_	0,5	5	4.95				4.95	5	-	\ \	
High-Level,		0,10	10		9	.95		9.95	10			
VOH Min.	_	0,15	15	14.95				14.95	15	_		
Input Low	0.5, 4.5	-	5		1	.5		_	_	1.5		
Voltage,	1, 9	_	10			3		_	_	.⊸3		
VIL Max.	1.5,13.5	_	15	4				_	_	4	1	
Input High Voltage, VIH Min.	0.5, 4.5	_	5	3.5				3.5		_	٧	
	1, 9		10	7				7	_	_		
	1.5,13.5	-	15	11				11	_	_	1	
Input Current IJN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μА	

TRUTH TABLE

INPUTS								011-01-0			
COMPARING					CASCADI	VG	OUTPUTS				
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A > B	A < B	A = B	A > 8		
A3 > B3	X	Х	Х	Х	×	Х	0	0	1		
A3 = B3	A2 > B2	X	Х -	×	×	х	0	0	1		
A3 = B3	A2 = B2	A1>B1	X ·	×	×	X	0	0	1		
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	X.	×	0	0	1		
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1		
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	0	0	1	0		
A3 = B3	A2 = B2	A1 = B1	A0 = 80	1.1	0	0	1	0	0		
A3 = B3	A2 = B2	A1 = B1	A0 < B0	×	Х	X	1	0	0		
A3 = B3	A2 = B2	A1 < B1	×	х	х	X.	1	0	0		
A3 = B3	A2 < B2	x :	X	×	×	X ·	1	0	0		
A3 < B3	x	x	х	·x	i x	x -	- 1	0	0		

X = Don't Care

Logic 1 ≡ High Level

Logic 0 ≡ Low Level

CD4063B Types




Fig. 2 - Logic diagram for CD4063B.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

	TEST CONDI	TIONS	Lii			
CHARACTERISTIC	**************************************	V _{DD} Volts	Тур.	Max.	UNITS	
Propagation Delay Time:	!	5	625	1250	1	
Comparing Inputs to		10	250	500		
Outputs, tpHL, tpLH		15	175	350	ns	
		5	500	1000	''3	
Cascading Inputs to	. ,	10	200	400		
Outputs, tpHL, tpLH		15	140	280	10 T	
		5	100	200		
Transition Time,		10	50	100	ns	
tthL/ttlh		15	40	80		
Input Capacitance, CIN	Any Input		5	7,5	pF	




Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.

Fig. 6 — Minimum output high (source) current characteristics.

CD4063B Types




Fig. 7 — Typical propagation delay time vs. load capacitance ("comparing inputs" to outputs).




Fig. 10 — Typical power dissipation vs. frequency (see Fig. 12 — dynamic power dissipation test circuit).




Fig. 8 — Typical propagation delay time vs. supply voltage ("comparing inputs" to outputs).




Fig. 11 - Input current test circuit.




Fig. 9 - Typical transition time vs. load capacitance.




Fig. 12 - Dynamic power dissipation test circuit.




Fig. 13 - Input-voltage test circuit.





Fig. 14 - Quiescent-device-current test circuit.



Dimensions in parentheses are in millimeters and are derived from the besic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, {\rm inch})$.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated