

# CD54HC40105, CD74HC40105, CD54HCT40105

Data sheet acquired from Harris Semiconductor SCHS222C

February 1998 - Revised October 2003

## High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register

#### Features

- Independent Asynchronous Inputs and Outputs
- Expandable in Either Direction
- · Reset Capability
- · Status Indicators on Inputs and Outputs
- · Three-State Outputs
- Shift-Out Independent of Three-State Control
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N $_{IL}$  = 30%, N $_{IH}$  = 30% of V $_{CC}$  at V $_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, I  $_I \leq 1 \mu A$  at  $V_{OL},\,V_{OH}$

#### **Applications**

- · Bit-Rate Smoothing
- CPU/Terminal Buffering
- Data Communications
- · Peripheral Buffering
- Line Printer Input Buffers
- Auto-Dialers
- CRT Buffer Memories
- · Radar Data Acquisition

#### Description

The 'HC40105 and 'HCT40105 are high-speed silicon-gate CMOS devices that are compatible, except for "shift-out" circuitry, with the CD40105B. They are low-power first-in-out (FIFO) "elastic" storage registers that can store 16 four-bit words. The 40105 is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems.

Each work position in the register is clocked by a control flipflop, which stores a marker bit. A "1" signifies that the position's data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceeding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.


### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC40105F3A	-55 to 125	16 Ld CERDIP
CD54HCT40105F3A	-55 to 125	16 Ld CERDIP
CD74HC40105E	-55 to 125	16 Ld PDIP
CD74HC40105M	-55 to 125	16 Ld SOIC
CD74HC40105MT	-55 to 125	16 Ld SOIC
CD74HC40105M96	-55 to 125	16 Ld SOIC
CD74HCT40105E	-55 to 125	16 Ld PDIP
CD74HCT40105M	-55 to 125	16 Ld SOIC
CD74HCT40105MT	-55 to 125	16 Ld SOIC
CD74HCT40105M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

#### **Pinout**

CD54HC40105, CD54HCT40105 (CERDIP) CD74HC40105, CD74HCT40105 (PDIP, SOIC) TOP VIEW



#### **Loading Data**

Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been transferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

#### **Unloading Data**

As soon as the first word has rippled to the output, the data-out ready output (DOR) goes HIGH and data of the first word is available on the outputs. Data of other words can be removed by a negative-going transition on the shift-out input  $(\overline{SO})$ . This negative-going transition causes the DOR signal to go LOW while the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go high again, signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain LOW, and any further commands will be ignored until a "1" marker ripples down to the last control register and DOR goes HIGH. If during unloading SI is HIGH, (FIFO is full) data on the data input of the FIFO is entered in the first location.

#### **Master Reset**

A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. Thus, MR does not clear data within the register but only the control logic. If the shift-in flag (SI) is HIGH during the master reset pulse, data present at the input (D0 to D3) are immediately moved into the first location upon completion of the reset process.


#### **Three-State Outputs**

In order to facilitate data busing, three-state outputs (Q0 to Q3) are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output. A HIGH on the three-state control flag (output enable input OE) forces the outputs into the high-impedance OFF-state mode. Note that the shift-out signal, unlike that in the CD40105B, is independent of the three-state output control. In the CD40105B, the three-state control must not be shifted from High to Low when the shift-out signal is Low (data loss would occur). In the high-speed CMOS version this restriction has been eliminated.

#### Cascading

The 40105 can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than four bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figures 12 and 13).

#### Functional Diagram







FIGURE 1. FUNCTIONAL BLOCK DIAGRAM



#### **Absolute Maximum Ratings**

#### DC Supply Voltage, V $_{CC}$ .....-0.5V to 7V DC Input Diode Current, I<sub>IK</sub> DC Output Diode Current, $I_{OK}$ DC Output Source or Sink Current per Output Pin, IO For $V_O > -0.5 V$ or $V_O < V_{CC} + 0.5 V$ ...... $\pm 25 mA$

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (oC/W)
E (PDIP) Package	67
M (SOIC) Package	
Maximum Junction Temperature	
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

#### **Operating Conditions**

Temperature Range (T <sub>A</sub> )	55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>	
HC Types	2V to 6V
HCT Types	4.5V to 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>	0V to V <sub>CC</sub>
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		TEST CONDITIONS		_		V <sub>CC</sub>		25°C		-40°C 1	O 85°C	-55 <sup>0</sup> C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HC TYPES														
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V		
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	٧		
				6	4.2	-	-	4.2	-	4.2	-	V		
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V		
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V		
omeo zoado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V		
High Level Output			-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V		
112 20000			-5.2	6	5.48	-	-	5.34	-	5.2	-	V		
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V		
OWIGO Educa			0.02	6	-	-	0.1	-	0.1	-	0.1	V		
Low Level Output				-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads					4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTE Education			5.2	6	-	-	0.26	-	0.33	-	0.4	V		
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ		
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μΑ		

## DC Electrical Specifications (Continued)

		TES CONDI		V <sub>CC</sub>		25°C		-40°C TO 85°C		-55°C T		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	I <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	6	-	-	±0.5	-	±5	-	±10	μΑ
HCT TYPES	•								•			
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>ОН</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Three-State Leakage Current	l <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5	-	-	±0.5	-	±5	-	±10	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

#### NOTE:

#### **HCT Input Loading Table**

INPUT	UNIT LOADS
ŌĒ	0.75
SI, <del>SO</del>	0.4
Dn	0.3
MR	1.5

NOTE: Unit Load is  $\Delta I_{\hbox{CC}}$  limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## **Prerequisite for Switching Specifications**

	SYMBOL		25	°C	-40°C	O 85°C	-55°C T		
PARAMETER		V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
HC TYPES		•		•	•	•			•
SI Pulse Width	t <sub>W</sub>	2	80	-	100	-	120	-	ns
HIGH or LOW		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
SO Pulse Width	t <sub>W</sub>	2	120	-	150	-	180	-	ns
HIGH or LOW		4.5	24	-	30	-	36	-	ns
		6	20	-	26	-	31	-	ns
DIR Pulse Width	t <sub>W</sub>	2	200	-	250	-	300	-	ns
HIGH or LOW		4.5	40	-	50	-	60	-	ns
		6	34	-	43	-	51	-	ns
DOR Pulse Width	t <sub>W</sub>	2	200	-	250	-	300	-	ns
HIGH or LOW		4.5	40	-	50	-	60	-	ns
		6	34	-	43	-	51	-	ns
MR Pulse Width HIGH	t <sub>W</sub>	2	120	-	150	-	180	-	ns
		4.5	24	-	30	-	36	-	ns
		6	20	-	26	-	31	-	ns
Removal Time	t <sub>REM</sub>	2	50	-	65	-	75	-	ns
MR to SI		4.5	10	-	13	-	15	-	ns
		6	9	-	11	-	13	-	ns
Set-Up Time	t <sub>SU</sub>	2	5	-	5	-	5	-	ns
Dn to SI		4.5	5	-	5	-	5	-	ns
		6	5	-	5	-	5	-	ns
Hold Time	t <sub>H</sub>	2	125	-	155	-	190	-	ns
Dn to SI		4.5	25	-	31	-	38	-	ns
		6	21	-	26	-	32	-	ns
Maximum Pulse Frequency	f <sub>MAX</sub>	2	3	-	2	-	2	-	MHz
SI, <del>SO</del>		4.5	15	-	12	-	10	-	MHz
		6	18	-	14	-	12	-	MHz
HCT TYPES		1		•	1	·			
SI Pulse Width HIGH or LOW	t <sub>W</sub>	4.5	16	-	20	-	24	-	ns
SO Pulse Width HIGH or LOW	t <sub>W</sub>	4.5	16	-	20	-	24	-	ns
DIR Pulse Width HIGH or LOW	t <sub>W</sub>	4.5	40	-	50	-	60	-	ns
DOR Pulse Width HIGH or LOW	t <sub>W</sub>	4.5	40	-	50	-	60	-	ns
MR Pulse Width HIGH	t <sub>W</sub>	4.5	24	-	30	-	36	-	ns
Removal Time MR to SI	t <sub>REM</sub>	4.5	15	-	19	-	22	-	ns
Set-Up Time Dn to SI	tsu	4.5	0	-	0	-	0	-	ns
Hold Time Dn to SI	t <sub>H</sub>	4.5	25	-	31	-	38	-	ns
Maximum Pulse Frequency SI, SO	f <sub>MAX</sub>	4.5	15	-	12	-	10	-	MHz

## Switching Specifications Input $t_{r}$ , $t_{f} = 6ns$


		TEST	v <sub>cc</sub>		25°C		-40°C 1	го 85 <sup>о</sup> С	-55°C TO 125°C		]
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES				•	•	•	•	•	•	•	1
Propagation Delay	t <sub>PHL</sub> ,	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
MR to DIR, DOR	<sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> = 15pF	5	-	15	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	45	ns
SI to DIR	t <sub>PHL</sub> ,	C <sub>L</sub> = 50pF	2	-	-	210	-	265	-	315	ns
	<sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	42	-	53	-	63	ns
		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	36	-	45	-	54	ns
SO to DOR	t <sub>PHL,</sub>	C <sub>L</sub> = 50pF	2	-	-	210	-	265	-	315	ns
	t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	42	-	53	-	63	ns
		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	36	-	45	-	54	ns
SO to Qn	t <sub>PHL,</sub>	C <sub>L</sub> = 50pF	2	-	-	400	-	500	-	600	ns
	tPLH	C <sub>L</sub> = 50pF	4.5	-	-	80	-	100	-	120	ns
		C <sub>L</sub> = 15pF	5	-	35	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	68	-	85	-	102	ns
Propagation Delay/Ripple thru	<sup>t</sup> PLH	C <sub>L</sub> = 50pF	2	-	-	2000	-	2500	-	3000	ns
Delay SI to DOR			4.5	-	-	400	-	500	-	600	ns
			6	-	-	340	-	425	-	510	ns
Propagation Delay/Ripple thru	tpLH	C <sub>L</sub> = 50pF	2	-	-	2500	-	3125	-	3750	ns
Delay SO to DIR			4.5	-	-	500	-	625	-	750	ns
			6	-	-	425	-	532	-	638	ns
Propagation Delay/Ripple thru	t <sub>PLH</sub>	C <sub>L</sub> = 50pF	2	-	-	1500	-	1900	-	2250	ns
Delay SI to Qn			4.5	-	-	300	-	380	-	450	ns
			6	-	-	260	-	330	-	380	ns
Three-State Output Enable	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	2	-	-	150	-	190	-	225	ns
ŌĒ to Q <sub>n</sub>			4.5	-	-	30	-	38	-	45	ns
			6	-	-	26	-	33	-	38	ns
Three-State Output Disable	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	2	-	-	140	-	175	-	210	ns
OE to Qn		C <sub>L</sub> = 50pF	4.5	-	-	28	-	35	-	42	ns
		C <sub>L</sub> = 50pF	6	-	-	24	-	30	-	36	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Maximum SI, SO Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	-	32	-	-	-	-	-	MHz
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	C <sub>L</sub> = 15pF	5	-	83	-	-	-	-	-	pF

## Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

		TEST	V <sub>CC</sub>	25°C			-40°C 1	го 85 <sup>о</sup> С	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Output Capacitance	c <sub>o</sub>	C <sub>L</sub> = 50pF	-	-	-	15	-	15	-	15	pF
HCT TYPES											
Propagation Delay Time	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	36	-	45	-	54	ns
MR to DIR, DOR	tPHL	C <sub>L</sub> = 15pF	5	-	15	-	-	-	-	-	ns
SI to DIR	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	42	-	53	-	63	ns
	t <sub>PHL</sub>	C <sub>L</sub> =15pF	5	-	18	-	-	-	-	-	ns
SO to DOR	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	42	-	53	-	63	ns
	tPHL	C <sub>L</sub> =15pF	5	-	18	-	-	-	-	-	ns
SO to Qn	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	80	-	100	-	120	ns
	tPHL	C <sub>L</sub> =15pF	5	-	35	-	-	-	-	-	ns
Propagation Delay/Ripple thru Delay SI to DOR	<sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	400	-	500	-	600	ns
Propagation Delay/Ripple thru Delay SO to DIR	<sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	500	-	625	-	750	ns
Propagation Delay/Ripple thru Delay SI to Qn	<sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	300	-	380	-	450	ns
Three-State Output Enable <del>OE</del> to Q <sub>n</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
Three-State Output Disable OE to Qn	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	4.5	-	-	30	-	38	-	45	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Maximum CP Frequency	f <sub>MAX</sub>	C <sub>L</sub> =15pF	5	-	32	-	-	-	-	-	MHz
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	C <sub>L</sub> =15pF	5	-	83	-	-	-	-	-	pF
Three-State Output Capacitance	CO	C <sub>L</sub> = 50pF	-	-	-	15	-	15	-	15	pF

C<sub>PD</sub> is used to determine the dynamic power consumption, per package.
 P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + Σ (C<sub>L</sub> V<sub>CC</sub><sup>2</sup> f<sub>0</sub>) where f<sub>i</sub> = Input Frequency, f<sub>0</sub> = Output Frequency, C<sub>L</sub> = Output Load Capacitance, V<sub>CC</sub> = Supply Voltage.

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 3. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 5. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 4. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 6. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

#### Test Circuits and Waveforms (Continued)




CLOCK **INPUT** 0.3V **GND** t<sub>H(H)</sub> t<sub>H(L)</sub> 3V DATA 1.3V 1.3V **INPUT** GND tSU(L) tSU(H) t<sub>TLH</sub> – t<sub>THL</sub> 90% 90% OUTPUT .3V .3V 10% t<sub>PHL</sub> <sup>t</sup>REM **3V** SET, RESET **OR PRESET** GND IC  $\textbf{C}_{\textbf{L}}$ 50pF

3V

FIGURE 7. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

FIGURE 8. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS








FIGURE 9. HC THREE-STATE PROPAGATION DELAY WAVEFORM

FIGURE 10. HCT THREE-STATE PROPAGATION DELAY WAVEFORM




NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

FIGURE 11. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT



NOTE: Pulse must be applied for cascading by 16 N bits.

FIGURE 12. EXPANSION, 8-BITS WIDE BY 16 N-BITS LONG USING HC/HCT40105



- 5. Data valid goes to high level in advance of the data out by a maximum of 38ns at  $V_{CC} = 4.5V$  for  $C_L = 50pF$  and  $T_A = 25^{\circ}C$ .
- 6. At  $V_{CC} = 4.5V$ , ripple time from position 1 to position 16.
- 7. At  $V_{CC}$  = 4.5V, ripple time from position 16 to position 1.

FIGURE 13. TIMING DIAGRAM FOR THE CD74HC/HCT40105

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated