**PW PACKAGE** (TOP VIEW)

AGND

V<sub>CC</sub> 🛭 2

1Y0 🛮 3

1Y1 1Y2

**GND** 

24

23

15

CLK

AV<sub>CC</sub>

2Y3

□ v<sub>cc</sub> 2G 14 13 **∏** FBIN

- Use CDCVF2509A as a Replacement for this Device
- Designed to Meet PC SDRAM Registered **DIMM Design Support Document Rev. 1.2**
- **Spread Spectrum Clock Compatible**
- Operating Frequency 25 MHz to 125 MHz
- Static tPhase Error Distribution at 66MHz to 100 MHz is ±150 ps
- **Drop-In Replacement for TI CDC2509A With Enhanced Performance**
- Jitter (cyc cyc) at 66 MHz to 100 MHz is

- FBOU

  Applications

  Applications

  Applications

  Applications

  Separate One Clock Input to One Bank of Five and One Bank of Four Outputs

  Separate Output Enable for Each Output Bank

  External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock input

  On-Chip Series Damping Resistors to External RC Network requires perates at 3.3 V

  tion

#### description

The CDC2509Ch a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely a ign, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509C operates at 3.3 V  $_{\rm CC}$ . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509C does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV<sub>CC</sub> to ground.

The CDC2509C is characterized for operation from 0°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

STRUMENTS

Copyright © 1998 - 2004, Texas Instruments Incorporated

#### description (continued)

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).





SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

	PACKAGE		
TA	SMALL OUTLINE (PW)		
0°C to 85°C	CDC2509CPWR		

### **Terminal Functions**

TERMINAL		T\/DE	DECORPORATION CANA				
NAME	NO.	TYPE	DESCRIPTION				
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC F09C clock driver. CLK is used to provide the reference signal to the integrated PLL that the creates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to bt lin phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is necessited for the PLL to phase lock the feedback signal to its reference signal.				
FBIN	13	I	Feedback input. FBIN provides the feedback small to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.				
1G	11	I	Output bank enable. 1G is the output enable by autputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 4G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.				
2G	14	1	Output bank enable. 20 is 15 output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic lows, at2. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.				
FBOUT	12	0	Feedback output TBOUT's indicated for external feedback. It switches at the same frequency as CLK. When extensity wire (t) IBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated 1.5 22 ser as damping resistor.				
1Y (0:4)	3, 4, 5, 8, 9	0	Clock a truts. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1C in ut. These patputs can be disabled to a logic-low state by deasserting the 1G control input. Each cutruit has a sintegrated 25- $\Omega$ series-damping resistor.				
2Y (0:3)	21, 20, 17, 16		clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2C in $\Omega$ . These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each of to it has an integrated 25- $\Omega$ series-damping resistor.				
AVCC	23	Pewer	Analog power supply. AV <sub>CC</sub> provides the power reference for the analog circuitry. In addition, AV <sub>CC</sub> can be used to bypass the PLL for test purposes. When AV <sub>CC</sub> is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.				
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.				
Vcc	2, 10, 15, 22	Power	Power supply				
GND	6, 7, 18, 19	Ground	Ground				

SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, AV <sub>CC</sub> (see Note 1)	
Input voltage range, V <sub>I</sub> (see Note 2)	
Voltage range applied to any output in the high or low state,	Ca
V <sub>O</sub> (see Notes 2 and 3)	6 5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	−50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	<b>1</b> ±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $I_A = 55^{\circ}$ C (in still air) (see Note 4)	0.7 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent dam to to the covine. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicate to der "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device a condition.

- NOTES: 1. AV<sub>CC</sub> must not exceed V<sub>CC</sub>.
  - 2. The input and output negative-voltage ratings may be exceeded if an input and output clamp-current ratings are observed.
  - 3. This value is limited to 4.6 V maximum.
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
     For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

#### recommended operating conditions (see Note 5)

		MIN	MAX	UNIT
V <sub>CC</sub> , AV <sub>CC</sub>	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		8.0	V
VI	Input voltage	0	VCC	V
ГОН	High-level output current		-12	mA
loL	Low-level output current		12	mA
TA	Operating free cir temperature	0	85	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
f <sub>clk</sub>	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>†</sup>		1	ms

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> , AV <sub>CC</sub>	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA	3 V			-1.2	V
		$I_{OH} = -100 \mu\text{A}$	MIN to MAX	V <sub>CC</sub> -0.2	P.		
Vон	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1	9		V
		$I_{OH} = -6 \text{ mA}$	3 V	2,4	`		
		I <sub>OL</sub> = 100 μA	MIN to MAX		7,	0.2	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 12 mA	3 V	0 4		0.8	V
		I <sub>OL</sub> = 6 mA	34			0.55	
		V <sub>O</sub> = 1 V	3.135	-32			
loH	High-level output current	$V_0 = 1.65 \text{ V}$	2.3 V		-36		mA
		$V_{O} = 3.135 \text{ V}$	8.465 ₩			-12	
		V <sub>O</sub> = 1.95 V	243	34			
lOL	Low-level output current	V <sub>O</sub> = 1.65 V	3.3 V		40		mA
		V <sub>O</sub> = 0.4 V	3.465 V			14	
lį	Input current	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μΑ
I <sub>CC</sub> §	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND, Outputs: low or high	3.6 V			10	μΑ
ΔlCC	Change in supply current	One input at V > 0.6 V, Other inputs ( ) C or SND	3.3 V to 3.6 V			500	μΑ
Ci	Input capacitance	VI = VGC (ND	3.3 V		4		pF
Со	Output capacitance	VO = 100 or CNL	3.3 V		6		pF

<sup>‡</sup> For conditions shown as MIN or MAX, use us appropriate value specified under recommended operating conditions. § For I<sub>CC</sub> of AV<sub>CC</sub>, and I<sub>CC</sub> vs Frequence (see Fig. 42 × 1 and 12).

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L=30~\rm pF$ (see Note 6 and Figures 1 and 2).

	PARAMETER	FROM	TO	$V_{CC}$ , $AV_{CC} = 3.3 V$ $\pm 0.165 V$			UNIT
	10 cV	(INPUT)/CONDITION	(OUTPUT)	MIN	TYP	MAX	
	Phase error time static (normalized) (See Figures 3 – 2)	CLKIN↑ = 66 MHz to100 MHz	FBIN↑	-150		150	ps
t <sub>sk(o)</sub>	Output skew time§	Any Y or FBOUT	Any Y or FBOUT			200	ps
	Phase error time – jitter (see Note 7)		Any Y or FBOUT	-50		50	
	Jitter(cycle-cycle) (See Figures 9 and 10)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT			100	ps
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%		55%	
t <sub>r</sub>	Rise time (See Notes 8 and 9)	V <sub>O</sub> = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns
t <sub>f</sub>	Fall time (See Notes 8 and 9)	$V_O = 1.2 \text{ V to } 1.8 \text{ V},$ IBIS simulation	Any Y or FBOUT	2.5		1	V/ns

<sup>&</sup>lt;sup>‡</sup>These parameters are not production tested.

Intel is a trademark of Intel Corporation.

PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.



<sup>§</sup> The  $t_{Sk(0)}$  specification is only valid for equal loading of all outputs.


NOTES: `6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

<sup>7.</sup> Calculated per PC DRAM SPEC (tphase error, static – jitter(cycle-to-cycle)).

<sup>8.</sup> This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500  $\Omega$ / 30 pf load for output swing of 04. V to 2 V.

<sup>9. 64</sup> MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characters 100 MHz,  $Z_O$  = 50 Ω,  $t_r$  ≤ 1.2 ns,  $t_f$  ≤ 1.2 ns.
- C. The outputs are measured one at a time with one transition per n





Figure 2. Phase Error and Skew Calculations



#### CDC2509C PHASE ADJUSTMENT SLOPE AND PHASE ERROR







Figure 4

NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm,  $Z_{O}$  = 50  $\Omega$  Phase error measured from CLK to Y

B. CLF = Lumped feedback capacitance at FBIN






NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm,  $Z_O$  = 50  $\Omega$ 

- B. Phase error measured from CLK to FBIN
- C. CLY = Lumped capacitive load at Y
- D. CLF = Lumped feedback capacitance at FBIN






NOTES: A. C<sub>(LY)</sub> = Lumped capacitive load at Y

B.  $C_{(LF)} = Lumped$  feedback capacitance at FBIN






#### **MECHANICAL INFORMATION**

#### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





.com 6-Nov-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CDC2509CPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDC2509CPWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDC2509CPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDC2509CPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated