

SCCS025B - MAY 1993 - REVISED OCTOBER 2001


- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- Two 8-Bit Parity Generators/Checkers
- Open-Drain Active-Low Parity-Error Output
- Expandable for Larger Word Widths
 - ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- CY54FCT480T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT480T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

description

The 'FCT480T devices are high-speed, dual, 8-bit parity generators/checkers. Each parity generator/checker accepts eight data bits and one parity bit as inputs, and generates a sum and parity-error (ERROR) output. These devices can be used in odd-parity systems. ERROR is an open-drain output designed for easy expansion of







NC - No internal connection

the word width by a wired-OR connection of several 'FCT480T devices. Because no additional logic is needed, the parity-generation or parity-checking times remain the same as for an individual 'FCT480T device.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCCS025B - MAY 1993 - REVISED OCTOBER 2001

PACKAGET		PACKAGE [†]		PACKAGE [†] SPEED ORDERABLE (ns) PART NUMBER		TOP-SIDE MARKING			
DIP – P	Tube	6.1	CY74FCT480BTPC	CY74FCT480BTPC					
QSOP – Q	Tape and reel	6.1	CY74FCT480BTQCT	FCT480B					
SOIC – SO	Tube	6.1	CY74FCT480BTSOC	FCT480B					
	Tape and reel	6.1	CY74FCT480BTSOCT	FC1460B					
DIP – P	Tube	7.5	CY74FCT480ATPC	CY74FCT480ATPC					
QSOP – Q	Tape and reel	7.5	CY74FCT480ATQCT	FCT480A					
LCC – L Tube		7	CY54FCT480BTLMB						
	DIP – P QSOP – Q SOIC – SO DIP – P QSOP – Q	DIP - PTubeQSOP - QTape and reelSOIC - SOTubeDIP - PTubeQSOP - QTape and reel	PACKAGE1(ns)DIP - PTube6.1QSOP - QTape and reel6.1SOIC - SOTube6.1Tape and reel6.1DIP - PTube7.5QSOP - QTape and reel7.5	PACKAGET(ns)PART NUMBERDIP - PTube6.1CY74FCT480BTPCQSOP - QTape and reel6.1CY74FCT480BTQCTSOIC - SOTube6.1CY74FCT480BTSOCTape and reel6.1CY74FCT480BTSOCTDIP - PTube7.5CY74FCT480ATPCQSOP - QTape and reel7.5CY74FCT480ATQCT					

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	INPUT	S				OUTPUTS				
A ₁ -H ₁	A ₂ –H ₂	CHK/GEN	PAR ₁	PAR ₂	ODD ₁	ODD ₂	ERROR			
		Н	Н	Н	L	L	Н			
	Number of	н	L	Н	Н	L	L			
	A ₂ –H ₂ inputs,	н	н	L	L	Н	L			
	high is even	н	L	L	н	Н	L			
Number of		L	Х	Х	н	Н	L			
A ₁ –H ₁ inputs, high is even		Н	Н	Н	L	Н	L			
9	Number of inputs A2–H2, high is odd	н	L	н	н	Н	L			
		н	н	L	L	L	Н			
		н	L	L	н	L	L			
		L	Х	Х	н	L	L			
		Н	Н	Н	Н	L	L			
	Number of A ₂ –H ₂ inputs, high is even	н	L	Н	L	L	Н			
		н	н	L	н	Н	L			
		н	L	L	L	Н	L			
Number of		L	Х	Х	L	Н	L			
A ₁ -H ₁ inputs, high is odd		Н	Н	Н	Н	Н	L			
-	Number of	н	L	н	L	Н	L			
	A ₂ –H ₂ inputs,	н	н	L	н	L	L			
	high is odd	н	L	L	L	L	Н			
		L	Х	Х	L	L	н			


FUNCTION TABLE

H = High logic level, L = Low logic level, X = Don't care



SCCS025B - MAY 1993 - REVISED OCTOBER 2001

logic diagram



Pin numbers shown are for the P, Q, and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	
DC output voltage range	
DC output current (maximum sink current/pin)	
Package thermal impedance, θ _{JA} (see Note 1): P package	
(see Note 2): Q package	
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T _A	o 135°C
Storage temperature range, T _{stg} 65°C t	:o 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCCS025B - MAY 1993 - REVISED OCTOBER 2001

recommended operating conditions (see Note 3)

		CY54FCT480T			CY	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
Т _А	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			CY	54FCT48	от	CY	74FCT48	от		
PARAMETER		TEST CONDITIO	NS	MIN	TYP†	MAX	MIN	түр†	MAX	UNIT	
	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				v	
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v	
	V _{CC} = 4.5 V,	I _{OH} = -12 mA		2.4	3.3						
VOH	V _{CC} = 4.75 V	I _{OH} = -15 mA					2.4	3.3		V	
	VCC = 4.75 V	I _{OH} = -32 mA					2				
Ve	V _{CC} = 4.5 V,	I _{OL} = 32 mA			0.3	0.55				v	
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v	
V _{hys}	All inputs				0.2			0.2		V	
	V _{CC} = 5.5 V,	$V_{IN} = V_{CC}$				5				μΑ	
tj	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5	μА	
IН	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				±1				μA	
	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	μА	
	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				±1				μA	
١	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μΛ	
loff	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1			±1	μA	
los‡	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA	
1051	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	ША	
IOZH	V _{CC} = 5.5 V,	V _{OUT} = 2.7 V				10				μA	
'UZH	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V							10	μΛ	
IOZL	V _{CC} = 5.5 V,	V _{OUT} = 0.5 V				-10				μA	
-O2L	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V							-10	μΛ	
100			$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA	
ICC			$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	mA	
∆ICC		_N = 3.4 V [§] , f ₁ = 0, C			0.5	2				mA	
	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} = 3.4 \text{ V}\$, \text{ f}_1 = 0$, Outputs open							0.5	2] """	

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND



SCCS025B - MAY 1993 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

		TEST CONDITIONS			54FCT48	ют	CY74FCT480T			UNIT
PARAMETER					TYP†	MAX	MIN	TYP [†]	MAX	UNIT
. T	V_{CC} = 5.5 V, Outputs open, One bit switching at 50% duty cycle, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V				0.06	0.12				mA/
ICCD	V_{CC} = 5.25 V, Outputs open, One bit switching at 50% duty cycle, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V							0.06	0.12	MHz
		One bit switching at f ₁ = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$		0.7	1.4				
	$V_{CC} = 5.5 V,$ f ₀ = 0 MHz, Outputs open	at 50% duty cycle	V_{IN} = 3.4 V or GND		1	2.4				
		16 bits switching at f ₁ = 2.5 MHz at 50% duty cycle	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		2.5	5				
IC#			V_{IN} = 3.4 V or GND		6.5	21∥				mA
۱ <i>۲</i>			$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	ША
	$V_{CC} = 5.25 V,$		V_{IN} = 3.4 V or GND					1	2.4	
	f ₀ = 0 MHz, Outputs open		$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					2.5	5	
			V_{IN} = 3.4 V or GND					6.5	21	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

¶ This parameter is derived for use in total power-supply calculations.

 ${}^{\#}I_{C} = I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD} (f_{0}/2 + f_{1} \times N_{1})$

Where:

IC= Total supply current

I_{CC}= Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H= Duty cycle for TTL inputs high

NT= Number of TTL inputs at DH

I_{CCD}= Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁= Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



SCCS025B - MAY 1993 - REVISED OCTOBER 2001


switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT480AT		CY54FCT4	80BT	CY74FCT	UNIT		
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	А	ODD		7.5		7		6.1		
^t PHL	~	(see Figure 1)		7		6.6		6.1	.1 ns	
^t PLH	CHK/GEN	ODD		6.5		6.3		5.9	ns	
^t PHL	CHR/GEN	(see Figure 1)		7.5		7.4		5.9	115	
^t PLH [†]	А	ERROR		7		7		6.1	20	
^t PHL	A	(see Figure 2)		8.5		8.1		6.5	ns	
^t PLH	CHK/GEN	ERROR		7.5		7.1		5.7	200	
^t PHL		(see Figure 2)		7		6.9		5.5	ns	

 t_{PLH} is measured up to V_{OUT} = V_{OL} + 0.3 V.



SCCS025B - MAY 1993 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION


NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCCS025B - MAY 1993 - REVISED OCTOBER 2001



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated