



## 14-Bit, Parallel Input Multiplying Digital-to-Analog Converter

### FEATURES

- $\pm 0.5\text{LSB DNL}$
- $\pm 1\text{LSB INL}$
- **14-Bit Monotonic**
- **Low Noise:  $10\text{nV}/\sqrt{\text{Hz}}$**
- **Low Power:  $I_{\text{DD}} = 2\mu\text{A}$**
- **Analog Power Supply: +2.7V to +5.5V**
- **1.66mA Full-Scale Current, with  $V_{\text{REF}} = 10\text{V}$**
- **Settling Time:  $0.5\mu\text{s}$**
- **4-Quadrant Multiplying Reference**
- **Reference Bandwidth: 8MHz**
- **Reference Input:  $\pm 15\text{V}$**
- **Reference Dynamics:  $-105\text{THD}$**
- **SSOP-28 Package**
- **Industry-Standard Pin Configuration**

### APPLICATIONS


- **Automatic Test Equipment**
- **Instrumentation**
- **Digitally Controlled Calibration**
- **Industrial Control PLCs**

### DESCRIPTION

The DAC8806, a multiplying digital-to-analog converter (DAC), is designed to operate from a single 2.7V to 5.5V supply.

The applied external reference input voltage  $V_{\text{REF}}$  determines the full-scale output current. An internal feedback resistor ( $R_{\text{FB}}$ ) provides temperature tracking for the full-scale output when combined with an external, current-to-voltage (I/V) precision amplifier.

A parallel interface offers high-speed communications. The DAC8806 is packaged in a space-saving SSOP-28 package and has an industry-standard pinout.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE-LEAD (DESIGNATOR)	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC8806I	±1	±1	DB-28 (SSOP)	–40°C to +85°C	DAC8806	DAC8806IDB	Tubes, 48
						DAC8806IDBR	Tape and Reel, 2000

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	DAC8806	UNIT
$V_{DD}$ to GND	–0.3 to +7	V
Digital input voltage to GND	–0.3 to $+V_{DD} + 0.3$	V
V (I <sub>OUT</sub> ) to GND	–0.3 to $+V_{DD} + 0.3$	V
Operating temperature range	–40 to +85	°C
REF, R <sub>OFS</sub> , R <sub>FB</sub> , R1, R <sub>COM</sub> to AGND, and DGND	±25	V
Storage temperature range	–65 to +150	°C
Junction temperature range (T <sub>J</sub> max)	+125	°C
Power dissipation	(T <sub>J</sub> max – T <sub>A</sub> )/R <sub>θJA</sub>	W
Thermal impedance, R <sub>θJA</sub>	55	°C/W
ESD rating:		
Human body model (HBM)	4000	V
Charged device model (CDM)	1000	V

- (1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

All specifications at  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{\text{DD}} = +2.7\text{V}$  to  $+5.5\text{V}$ ,  $I_{\text{OUT}} = \text{virtual GND}$ ,  $\text{GND} = 0\text{V}$ ,  $V_{\text{REF}} = 10\text{V}$ , and  $T_{\text{A}} = \text{full operating temperature}$ , unless otherwise noted.

PARAMETER	CONDITIONS	DAC8806			UNITS
		MIN	TYP	MAX	
<b>STATIC PERFORMANCE</b>					
Resolution		14			Bits
Relative accuracy	DAC8806				$\pm 1$ LSB
Differential nonlinearity		$\pm 0.5$			$\pm 1$ LSB
Output leakage current	Data = 0000h, $T_{\text{A}} = +25^{\circ}\text{C}$				5 nA
Output leakage current	Data = 0000h, $T_{\text{A}} = T_{\text{MAX}}$				10 nA
Full-scale gain error	Unipolar, data = 3FFFh	1			$\pm 4$ LSB
	Bipolar, data = 3FFFh	1			$\pm 4$ LSB
Full-scale temperature coefficient		1			2 ppm/ $^{\circ}\text{C}$
Bipolar zero scale error		$\pm 1$			$\pm 3$ LSB
PSRR	Power-supply rejection ratio; $V_{\text{DD}} = 5\text{V} \pm 10\%$	$\pm 0.1$			$\pm 1$ LSB/V
<b>OUTPUT CHARACTERISTICS<sup>(1)</sup></b>					
Output current		1.66			mA
Output capacitance	Code dependent	50			pF
<b>REFERENCE INPUT</b>					
$V_{\text{REF}}$ range		-15			15 V
$R_{\text{REF}}$	Input resistance (unipolar)	4.5			6 7.5 k $\Omega$
Input capacitance		5			pF
R1/R2	R1/R2 resistance (bipolar)	9			12 15 k $\Omega$
$R_{\text{OFS}}$ , $R_{\text{FB}}$	Feedback and offset resistance	9			12 15 k $\Omega$
<b>LOGIC INPUTS AND OUTPUT<sup>(1)</sup></b>					
Input low voltage	$V_{\text{IL}}$	$V_{\text{DD}} = +2.7\text{V}$			0.6 V
	$V_{\text{IL}}$	$V_{\text{DD}} = +5\text{V}$			0.8 V
Input high voltage	$V_{\text{IH}}$	$V_{\text{DD}} = +2.7\text{V}$	2.1		V
	$V_{\text{IH}}$	$V_{\text{DD}} = +5\text{V}$	2.4		V
Input leakage current	$I_{\text{IL}}$	0.001		1 $\mu\text{A}$	
Input capacitance	$C_{\text{IL}}$			8 pF	
<b>INTERFACE TIMING, <math>V_{\text{DD}} = +5.0\text{V}</math><sup>(1)</sup> (See Figure 40 and Table 1)</b>					
	$t_{\text{DS}}$	Data to $\overline{\text{WR}}$ setup time	20		ns
	$t_{\text{DH}}$	Data to $\overline{\text{WR}}$ hold time	0		ns
	$t_{\text{WR}}$	$\overline{\text{WR}}$ pulse width	20		ns
	$t_{\text{LDAC}}$	LDAC pulse width	20		ns
Data setup time	$t_{\text{RST}}$	$\overline{\text{RST}}$ pulse width	20		ns
Data hold time	$t_{\text{LWD}}$	$\overline{\text{WR}}$ to LDAC delay time	0		ns
<b>INTERFACE TIMING, <math>V_{\text{DD}} = +5.0\text{V}</math><sup>(1)</sup> (See Figure 40 and Table 1)</b>					
	$t_{\text{DS}}$	Data to $\overline{\text{WR}}$ setup time	35		ns
	$t_{\text{DH}}$	Data to $\overline{\text{WR}}$ hold time	0		ns
	$t_{\text{WR}}$	$\overline{\text{WR}}$ pulse width	35		ns
	$t_{\text{LDAC}}$	LDAC pulse width	35		ns
Data setup time	$t_{\text{RST}}$	$\overline{\text{RST}}$ pulse width	35		ns
Data hold time	$t_{\text{LWD}}$	$\overline{\text{WR}}$ to LDAC delay time	0		ns

(1) Specified by design and characterization; not production tested.


### ELECTRICAL CHARACTERISTICS (continued)

All specifications at  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{\text{DD}} = +2.7\text{V}$  to  $+5.5\text{V}$ ,  $I_{\text{OUT}} = \text{virtual GND}$ ,  $\text{GND} = 0\text{V}$ ,  $V_{\text{REF}} = 10\text{V}$ , and  $T_{\text{A}} = \text{full operating temperature}$ , unless otherwise noted.

PARAMETER	CONDITIONS	DAC8806			UNITS
		MIN	TYP	MAX	
<b>POWER REQUIREMENTS</b>					
$V_{\text{DD}}$		2.7		5.5	V
$I_{\text{DD}}$ (normal operation)	Logic inputs = 0V			5	$\mu\text{A}$
$V_{\text{DD}} = +4.5\text{V}$ to $+5.5\text{V}$	$V_{\text{IH}} = V_{\text{DD}}$ and $V_{\text{IL}} = \text{GND}$		3	5	$\mu\text{A}$
$V_{\text{DD}} = +2.7\text{V}$ to $+3.6\text{V}$	$V_{\text{IH}} = V_{\text{DD}}$ and $V_{\text{IL}} = \text{GND}$		1	2.5	$\mu\text{A}$
<b>AC CHARACTERISTICS<sup>(2)</sup></b>					
Output current settling time			0.5		$\mu\text{s}$
Reference multiplying BW	$V_{\text{REF}} = 5V_{\text{PP}}$ , Data = 3FFFh		8		MHz
DAC glitch impulse	$V_{\text{REF}} = 0\text{V}$ to $10\text{V}$ , Data = 1FFFh to 2000h to 1FFFh		2		nV–s
Feedthrough error $V_{\text{OUT}}/V_{\text{REF}}$	Data = 0000h, $V_{\text{REF}} = 10\text{kHz}$ ; $\pm 10V_{\text{PP}}$		-70		dB
Digital feedthrough	$L_{\text{DAC}} = \text{logic low}$ , $V_{\text{REF}} = -10\text{V}$ to $+10\text{V}$ Any code change		2		nV–s
Total harmonic distortion	$V_{\text{REF}} = 6V_{\text{RMS}}$ , Data = 3FFF, $f = 1\text{kHz}$		-105		dB
Output spot noise voltage			10		$\text{nV}/\sqrt{\text{Hz}}$

(2) Specified by design and characterization; not production tested.

### PIN ASSIGNMENTS




### TERMINAL FUNCTIONS

PIN #	NAME	DESCRIPTION
1	REF	Reference input and 4-quadrant Resistor (R2).
2	R <sub>COM</sub>	Center tap of two 4-quadrant resistors (R1 and R2).
3	R1	4-quadrant resistor (R1).
4	R <sub>OFS</sub>	Bipolar offset resistor
5	R <sub>FB</sub>	Internal matching feedback resistor
6	I <sub>OUT</sub>	DAC current output
7	AGND	Analog ground
8	LDAC	Digital input load DAC control. When LDAC is high, data is loaded from input register into a DAC register, updating the DAC output.
9	WR	Write control digital input. Active low. When WR is taken to logic low, data is loaded from the digital input pins (D0–D13) into a 14-bit input register.
10–21	D13–D2	Digital input data bits. D13 is MSB.
22	DGND	Digital ground
23	V <sub>DD</sub>	Positive power supply
24, 25	D1, D0	Digital Input data bits. D0 is LSB.
26, 27	NC	No connection
28	RST	Reset. Active low. When RST is taken to logic low, the DAC output and all internal registers are set to zero code for the DAC8806.

**TYPICAL CHARACTERISTICS:  $V_{DD} = +5V$**


At  $T_A = +25^\circ C$ , unless otherwise noted.

**LINEARITY ERROR vs DIGITAL INPUT CODE**




**Figure 1.**

**DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE**




**Figure 2.**

**LINEARITY ERROR vs DIGITAL INPUT CODE**




**Figure 3.**

**DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE**




**Figure 4.**

**LINEARITY ERROR vs DIGITAL INPUT CODE**



**Figure 5.**

**DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE**



**Figure 6.**

**TYPICAL CHARACTERISTICS:  $V_{DD} = +5V$  (continued)**

At  $T_A = +25^\circ C$ , unless otherwise noted.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.






Figure 12.

**TYPICAL CHARACTERISTICS:  $V_{DD} = +5V$  (continued)**

At  $T_A = +25^\circ C$ , unless otherwise noted.



**Figure 13.**



**Figure 14.**

**TYPICAL CHARACTERISTICS:  $V_{DD} = +2.7V$**

At  $T_A = +25^\circ C$ , unless otherwise noted.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.






Figure 20.

**TYPICAL CHARACTERISTICS:  $V_{DD} = +2.7V$  (continued)**


At  $T_A = +25^\circ C$ , unless otherwise noted.




**Figure 21.**



**Figure 22.**



**Figure 23.**



**Figure 24.**

**TYPICAL CHARACTERISTICS**

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




Figure 25.




Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.

TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




Figure 31.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




Figure 37.

**THEORY OF OPERATION**

The DAC8806 is a multiplying, single-channel current output, 14-bit DAC. The architecture, illustrated in Figure 38, is an R-2R ladder configuration with the three MSBs segmented. Each 2R leg of the ladder is either switched to GND or to the  $I_{OUT}$  terminal. The  $I_{OUT}$  terminal of the DAC is held at a virtual GND potential by the use of an external I/V converter op amp. The R-2R ladder is connected to an external reference input ( $V_{REF}$ ) that determines the DAC full-scale current. The R-2R ladder presents a code independent load impedance to the external reference of  $6k\Omega \pm 25\%$ . The external reference voltage can vary in a range of  $-10\text{V}$  to  $+10\text{V}$ , thus providing bipolar  $I_{OUT}$  current operation. By using an external I/V converter op amp and the  $R_{FB}$  resistor in the DAC8806, an output voltage range of  $-V_{REF}$  to  $+V_{REF}$  can be generated.





Figure 38. Equivalent R-2R DAC Circuit

The DAC output voltage is determined by  $V_{REF}$  and the digital data (D) according to Equation 1:


$$V_{OUT} = -V_{REF} \times \frac{D}{16384} \tag{1}$$

Each DAC code determines the 2R-leg switch position to either GND or  $I_{OUT}$ . The external I/V converter op amp noise gain will also change because the DAC output impedance (as seen looking into the  $I_{OUT}$  terminal) changes versus code. Because of this, the external I/V converter op amp must have a sufficiently low offset voltage such that the amplifier offset is not modulated by the DAC  $I_{OUT}$  terminal impedance change. External op amps with large offset voltages can produce INL errors in the transfer function of the DAC8806 because of offset modulation versus DAC code. For best linearity performance of the DAC8806, an op amp (OPA277) is recommended; see Figure 39. This circuit allows  $V_{REF}$  to swing from  $-10\text{V}$  to  $+10\text{V}$ .

**THEORY OF OPERATION (continued)**



**Figure 39. Voltage Output Configuration**



**Figure 40. DAC8806 Timing Diagram**

**Table 1. Function of Control Inputs**

CONTROL INPUTS			REGISTER OPERATION
RST	WR	LDAC	
0	X	X	Asynchronous operation. Reset the input and DAC register to a predetermined value. The DAC8806 is reset to all 0s.
1	0	0	Load the input register with all 14 data bits.
1	1	1	Load the DAC register with the contents of the input register.
1	0	1	The input and DAC register are transparent.
1			LDAC and WR are tied together and programmed as a pulse. The 14 data bits are loaded into the input register on the falling edge of the pulse and then loaded into the DAC register on the rising edge of the pulse.
1	1	0	No register operation.

## APPLICATION INFORMATION

### Multiplying Mode THD versus Frequency

Figure 35 and Figure 36 show the DAC8806 bipolar 4-quadrant multiplying mode total harmonic distortion (THD) versus frequency. Figure 35 shows the bipolar mode THD with the DAC8806 set to a full-scale code of 3FFFh. Figure 36 shows the bipolar multiplying mode THD with the DAC8806 set to a minus full-scale code of 0000h. In both graphs, two OPA627s are used for both the DAC output op amp and the reference inverting amplifier. A  $6V_{RMS}$  sine wave is used for the reference input  $V_{REF}$  and is swept in frequency from 10Hz to 30kHz. The THD levels versus frequency are illustrated at various DAC output filtering levels using an external ac-coupled low-pass filter.

Figure 37 illustrates the DAC8806 unipolar 2-quadrant multiplying mode THD versus frequency. The DAC8806 is set to a full-scale code of 3FFFh. A single OPA627 is used for the DAC output op amp.

### Stability Circuit

For a current-to-voltage (I/V) design, as shown in Figure 41, the DAC8806 current output ( $I_{OUT}$ ) and the connection with the inverting node of the op amp should be as short as possible and laid out according to correct printed circuit board (PCB) layout design. For each code change there is a step function. If the gain bandwidth product (GBP) of the op amp is limited and parasitic capacitance is excessive at the inverting node, then gain peaking is possible. Therefore, a compensation capacitor  $C1$  (4pF to 20pF, typ) can be added to the design for circuit stability, as shown in Figure 41.





Figure 41. Gain Peaking Prevention Circuit with Compensation Capacitor

### Bipolar Output Circuit

The DAC8806, as a 4-quadrant multiplying DAC, can be used to generate a bipolar output. The polarity of the full-scale output ( $I_{OUT}$ ) is the inverse of the input reference voltage at  $V_{REF}$ .

Using a dual op amp, such as the OPA2277, full 4-quadrant operation can be achieved with minimal components. Figure 42 demonstrates a  $\pm 10V_{OUT}$  circuit with a fixed +10V reference.

$$V_{OUT} = \left( \frac{D}{8192} - 1 \right) \times V_{REF} \quad (2)$$

**APPLICATION INFORMATION (continued)****Figure 42. Bipolar Output Circuit****Programmable Current Source Circuit**

A DAC8806 can be integrated into the circuit in [Figure 43](#) to implement an improved Howland current pump for precise V/I conversions. Bidirectional current flow and high-voltage compliance are two features of the circuit. With a matched resistor network, the load current of the circuit is shown by [Equation 3](#):

$$I_L = \frac{(R_2 + R_3)/R_1}{R_3} \times V_{REF} \times D \quad (3)$$

The value of  $R_3$  in the previous equation can be reduced to increase the output current drive of  $U_3$ .  $U_3$  can drive  $\pm 20\text{mA}$  in both directions with voltage compliance limited up to  $15\text{V}$  by the  $U_3$  voltage supply. Elimination of the circuit compensation capacitor ( $C_1$ ) in the circuit is not suggested as a result of the change in the output impedance ( $Z_O$ ), according to [Equation 4](#):

$$Z_O = \frac{R_1'R_3(R_1 + R_2)}{R_1(R_2' + R_3') - R_1'(R_2 + R_3)} \quad (4)$$

As shown in [Equation 4](#),  $Z_O$  with matched resistors is infinite and the circuit is optimum for use as a current source. However, if unmatched resistors are used,  $Z_O$  is positive or negative with negative output impedance being a potential cause of oscillation. Therefore, by incorporating  $C_1$  into the circuit, possible oscillation problems are eliminated. The value of  $C_1$  can be determined for critical applications; for most applications, however, a value of several pF is suggested.

APPLICATION INFORMATION (continued)




Figure 43. Programmable Bidirectional Current Source Circuit

Cross-Reference

The DAC8806 has an industry-standard pinout. [Table 2](#) provides the cross-reference information.

Table 2. Cross-Reference

PRODUCT	BIT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS-REFERENCE PART
DAC8806IDB	14	±1	±1	–40°C to +85°C	SSOP-28	SSOP-28	LTC1591AIG

---

## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (April, 2006) to A Revision	Page
• Changed to "current-to-voltage" from "voltage-to-current" .....	1
• Changed to (I/V) from (V/I) .....	14

---

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
DAC8806IDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8806IDBG4	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8806IDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8806IDBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated