

**DRV8402** 

www.ti.com SLES222 – FEBRUARY 2009

# **Dual Full Bridge PWM Motor Driver**

Check for Samples: DRV8402

# **FEATURES**

- High-Efficiency Power Stage (up to 96%) with Low R<sub>DS(on)</sub> MOSFETs (80 mΩ at T<sub>J</sub> = 25°C)
- Operating Supply Voltage up to 50 V (65 V Absolute Maximum)
- 10 A Continuous Output Current and 24 A Peak Current per Device
- PWM Operating Frequency up to 500 kHz
- Integrated Self-Protection Circuits
- Programmable Cycle-by-Cycle Current Limit Protection
- Independent Supply and Ground Pins for Each Half Bridge
- Intelligent Gate Drive and Cross Conduction Prevention
- No External Snubber or Schottky Diode is Required
- Thermally Enhanced DKD (36-pin PSOP3) Package

# **APPLICATIONS**

- Brushed DC, Brushless DC, and Stepper Motors
- Three Phase Permanent Magnet Synchronous Motors
- Robotic and Haptic Control System
- Actuators and Pumps
- Precision Instruments
- TEC Drivers


# **DESCRIPTION**

The DRV8402 is a high performance, integrated dual full bridge motor driver with an advanced protection system. Because of the low  $R_{\rm DS(on)}$  and intelligent gate drive design, the efficiency of this motor driver can be up to 96%, which enables the use of smaller power supplies and heatsinks, and is a good candidate for energy efficient applications. This device requires two power supplies, one at 12V for GVDD and VDD, and one up to 50V for PVDD. The DRV8402 is capable of driving 5 A continuous RMS current and 12 A peak current per full bridge with low idle power dissipation. It can also be used for up to 10 A continuous current and 24 A peak current in parallel full bridge operation.

The DRV8402 can operate at up to 500 kHz switching frequency while still maintaining precise control and high efficiency. It also has an innovative protection system integrated on-chip, safeguarding the device against a wide range of fault conditions that could damage the system. These safeguards are protection. overcurrent short-circuit protection. undervoltage protection, and two-stage thermal protection. The DRV8402 has a current-limiting circuit that prevents device shutdown during load transients such as motor start-up. A programmable overcurrent detector allows adjustable current limit and protection level to meet different motor requirements.

The DRV8402 has unique independent supply and ground pins for each half bridge, which makes it possible to provide current measurement through external shunt resistor and support multiple motors with different power supply voltage requirements.

# Simplified Application Diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range unless otherwise noted (1)

PARAMETER	VALUE
VDD to AGND	–0.3 V to 13.2 V
GVDD_X to AGND	–0.3 V to 13.2 V
PVDD_X to GND_X (2)	–0.3 V to 65 V
OUT_X to GND_X (2)	−0.3 V to 65V
BST_X to GND_X (2)	–0.3 V to 75 V
Transient peak output current (per pin), pulse width limited by internal over-current protection circuit.	15 A
VREG to AGND	–0.3 V to 4.2 V
GND_X to GND	–0.3 V to 0.3 V
GND_X to AGND	–0.3 V to 0.3 V
GND to AGND	–0.3 V to 0.3 V
PWM_X, OC_ADJ, M1, M2, M3 to AGND	–0.3 V to 4.2 V
RESET_X, FAULT, OTW to AGND	–0.3 V to 7 V
Maximum continuous sink current (FAULT, OTW)	9 mA
Maximum operating junction temperature range, T <sub>J</sub>	-40°C to 150°C
Storage temperature, T <sub>stg</sub>	−55°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) These voltages represent the dc voltage + peak ac waveform measured at the terminal of the device in all conditions.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
PVDD_X	Half bridge X (A, B, C, or D) DC supply voltage	0	50	52.5	V
GVDD_X	Supply for logic regulators and gate-drive circuitry	11.4	12.3	13.2	V
VDD	Digital regulator input	11.4	12.3	13.2	V
I <sub>O_pulse</sub>	Pulsed peak current per output pin			12	Α
Io	Continuous current per output pin			5	Α
F <sub>Sw</sub>	PWM switching frequency			500	kHz
Lo	Minimum output inductance under short-circuit condition and parallel mode		4		μH
R <sub>OCP_CBC</sub>	OC programming resistor range in cycle by cycle current limit modes, Resistor tolerance = 5%	27		39	kΩ
R <sub>OCP_OCL</sub>	OC programming resistor range in OC latching shutdown modes, Resistor tolerance = 5%	22		39	kΩ
T <sub>A</sub>	Operating ambient temperature	-40		85	°C

# Package Heat Dissipation Ratings

. actuage from 2 too.pattors framinge	
PARAMETER	VALUE
$R_{\theta JC},$ junction-to-case (heat slug) thermal resistance (all bridges running)	1°C/W
R <sub>θJA</sub> , junction-to-ambient thermal resistance	This device is not intended to be used without a heatsink. Therefore, $R_{\theta JA}$ is not specified. See the <i>Thermal Information</i> section.
Exposed heat slug area	80 mm <sup>2</sup>




#### **DEVICE INFORMATION**

# **Pin Assignment**

The DRV8402 is available in a thermally enhanced package:

36-pin PSOP3 package (DKD)

This package contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heatsink.



# **MODE Selection Pins**

	MODE PINS	3	OUTPUT	DESCRIPTION					
М3	M2	M1	CONFIGURATION	DESCRIPTION					
0	0	0	2 FB	Dual full bridge with cycle-by-cycle current limit					
0	0	1	2 FB	Dual full bridge with OC latching shutdown (no cycle-by-cycle current limit)					
0	1	0	1 PFB	Parallel full bridge with cycle-by-cycle current limit					
0	1	1	1 PFB	Parallel full bridge with OC latching shutdown					
1	0	0	4 HB	Half bridge with cycle-by-cycle current limit. Protection works similarly to full bridge mode. Only difference in half bridge mode is that OUT_X is Hi-Z instead of a pulldown through internal pulldown resistor when RESET pin is low.					
1	0	1	4 HB	Half bridge with OC latching shutdown. Protection works similarly to full bridge mode. Only difference in half bridge mode is that OUT_X is Hi-Z instead of a pulldown through internal pulldown resistor when RESET pin is low.					
1	1	0	Recented						
1	1	1		Reserved					




# **Pin Functions**

NAME DKD NO.  AGND 9 P Analog ground BST_A 35 P High side bootstrap supply (BST), external capacitor to OUT_A required BST_B 28 P High side bootstrap supply (BST), external capacitor to OUT_C required BST_C 27 P High side bootstrap supply (BST), external capacitor to OUT_C required BST_D 20 P High side bootstrap supply (BST), external capacitor to OUT_C required GND B P Ground GND_A 32 P P Ground GND_A 32 P P Power ground for half-bridge A GND_B 31 P Power ground for half-bridge B GND_C 24 P P Power ground for half-bridge C GND_D 23 P P Power ground for half-bridge C GND_D 23 P P Power ground for half-bridge C GND_D 123 P P Power ground for half-bridge S GVDD_A 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_C 18 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND M1 13 I Mode selection pin M2 12 I Mode selection pin M3 111 I Mode selection pin M3 111 I Mode selection pin M4 11 M Mode selection pin M5 11 I Mode selection pin M6 Selection pin M7 2 O Overtemperature warning signal, open-drain, active-low OUT_A 33 O Output, half-bridge B OUT_C 25 O Output, half-bridge B POWER supply input for half-bridge A requires close decoupling of OUT_D 12 O Output, half-bridge B POWD_D 29 P Power supply input for half-bridge A requires close decoupling of OUT_D 22 O Output, half-bridge B PVDD_D 21 P Power supply input for half-bridge D requires close decoupling of OUT_L C 25 O Output, half-bridge D requires close decoupling of OUT_L C 25 O Output, half-bridge D requires close decoupling of OUT_L C 25 O Output, half-bridge D requires close decoupling of OUT_L C 25 O Output, half-bridge D requires close decoupling of OUT_L C 26 P P Power supply input for half-bridge D requires close decoupling of OUT_L C 26 P P Power supply input for half-bridge D requires close decoupling of OUT_L C 26 P P Power supply input for half-bridge D requires close decoupling of OUT_L C 26 P P Power supply input for half-bridge D requires close deco		PIN					
AGND 9 P Analog ground  BST_A 35 P Hilgh side bootstrap supply (BST), external capacitor to OUT_A required  BST_B 28 P Hilgh side bootstrap supply (BST), external capacitor to OUT_B required  BST_C 27 P Hilgh side bootstrap supply (BST), external capacitor to OUT_C required  BST_D 20 P Hilgh side bootstrap supply (BST), external capacitor to OUT_C required  BST_D 20 P Hilgh side bootstrap supply (BST), external capacitor to OUT_D required  GND 8 P Ground  GND 8 P Ground  GND_A 32 P Power ground for hall-bridge A  GND_B 31 P Power ground for hall-bridge B  GND_D 23 P Power ground for hall-bridge C  GND_D 23 P Power ground for hall-bridge C  GND_D 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GVDD_A 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GVDD_B 1 P P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GVDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  M1 13 I Mode selection pin  M2 12 I Mode selection pin  M3 11 I Mode selection pin  M4 P O O Output, hall-bridge A  OUT_A 33 O Output, hall-bridge A  OUT_B 30 O Output, hall-bridge A  OUT_B 30 O Output, hall-bridge A  OUT_B 30 O Output, hall-bridge C  OUT_D 22 O Output, hall-bridge B requires close decoupling of Output per supply input for hall-bridge A requires close decoupling of Output per supply input for hall-bridge B requires close decoupling of Output per supply input for hall-bridge B requires close decoupling of Output per supply input for hall-bridge B requires close decoupling of Output per supply input for hall-bridge B requires close decoupling of Output per supply input for hall-bridge B requires close decoupling of Output per supply input for ha			FUNCTION (1)	DESCRIPTION			
BST_A 35 P High side bootstrap supply (BST), external capacitor to OUT_A required BST_B 28 P High side bootstrap supply (BST), external capacitor to OUT_B required BST_C 27 P High side bootstrap supply (BST), external capacitor to OUT_C required Pigh side bootstrap supply (BST), external capacitor to OUT_C required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side bootstrap supply (BST), external capacitor to OUT_D required Pigh side P			P	Analog ground			
BST_B 28 P High side bootstrap supply (BST), external capacitor to OUT_B required BST_C 27 P High side bootstrap supply (BST), external capacitor to OUT_C required P							
BST_C 27 P High side bootstrap supply (BST), external capacitor to OUT_C required  BST_D 20 P High side bootstrap supply (BST), external capacitor to OUT_C required  GND 8 P Ground  GND_A 32 P Power ground for half-bridge A  GND_B 31 P Power ground for half-bridge B  GND_C 24 P Power ground for half-bridge B  GND_D 23 P Power ground for half-bridge C  GND_D 23 P Power ground for half-bridge D  GYDD_A 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GYDD_B 1 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GYDD_C 18 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GYDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GYDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GYDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND  M1 13 I Mode selection pin  M3 11 I Mode selection pin  OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground  OTT_A 33 O Output, half-bridge B  OUT_B 30 O Output, half-bridge B  OUT_B 30 O Output, half-bridge B  OUT_D 22 O Output, half-bridge C  OUT_D 22 O Output, half-bridge C  PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVD_C 26 P P Power supply input for half-bridge P requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVD_C 26 P P Power supply input for half-bridge P requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVD_D 31 I P Power supply input for half-bridge P requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVD_D 4 I I Input signal for half-bridge C and half-bridge B  PWM_C 14 I Input signal for half-bridge C and half-bridge B  PWM_D 6 I Input signal for half-bridge C and half-bridge B. active-low  FESET_AB 5 I Reset signal for half-bridge C and half-brid	_		-				
BST_D  BSS_D  BS	_		-	High side bootstrap supply (BST), external capacitor to OUT_C			
required   required				•			
GND_A 32 P Power ground for half-bridge A GND_B 31 P Power ground for half-bridge B GND_C 24 P Power ground for half-bridge B GND_D 23 P Power ground for half-bridge C GND_D 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_A 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_B 1 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_C 18 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND M1 13 I Mode selection pin M2 12 I Mode selection pin M3 11 I Mode selection pin M0 Analog overcurrent programming pin requires resistor to ground OTW 2 O Overtemperature warning signal, open-drain, active-low OUT_A 33 O Output, half-bridge A OUT_B 30 O Output, half-bridge C OUT_D 22 O Output, half-bridge D PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_B 29 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_C 26 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_D 21 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_D 21 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVM_A 4 I Input signal for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_D.  RESET_AB 5 I Reset signal for half-bridge C and half-bridge D, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  FAULT 3 O Fault signal, open-drain, active-low	BST_D	20	Р				
GND_B 31 P Power ground for half-bridge B GND_C 24 P Power ground for half-bridge C GND_D 23 P Power ground for half-bridge C GND_D 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_B 1 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_B 1 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_C 18 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND M1 13 I Mode selection pin M2 12 I Mode selection pin M3 111 I Mode selection pin M3 111 I Mode selection pin M4 OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground OTW OTW 2 O Overtemperature warning signal, open-drain, active-low OUT_A 33 O Output, half-bridge A OUT_B 30 O Output, half-bridge B OUT_C 25 O Output, half-bridge C OUT_D 22 O Output, half-bridge C OUT_D 22 O Output, half-bridge C PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_A. PVDD_B 29 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B. PVDD_C 26 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B. PVDD_D 21 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_D. PWM_B 6 I Input signal for half-bridge B PWM_C 14 I Input signal for half-bridge B PWM_D 16 I Input signal for half-bridge A nather-bridge D RESET_AB 5 I Reset signal for half-bridge C and half-bridge D, active-low POWD_D 17 Power supply for digital voltage regulator requires a 47-µF capacitor in parallel with a 1.0-µF capacitor to GND_D.	GND	8	Р	Ground			
GND_C 24 P Power ground for half-bridge C GND_D 23 P Power ground for half-bridge D GVDD_A 36 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND GVDD_B 1 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND GVDD_C 18 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND M1 13 I Mode selection pin M2 12 I Mode selection pin M3 111 I Mode selection pin OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground OTW 2 O Overtemperature warning signal, open-drain, active-low OUT_A 33 O Output, half-bridge A OUT_B 30 O Output, half-bridge C OUT_D 22 O Output, half-bridge D PVDD_A 34 P P Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.  PVDD_B 29 P Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_C 26 P Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 21 P Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 31 P Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 4 I I Input signal for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 5 Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVD_D 6 Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVD_D 6 Power supply input for half-bridge D requires clo	GND_A	32	Р	Power ground for half-bridge A			
GND_D 23 P Power ground for half-bridge D GVDD_A 36 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_B 1 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_C 18 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-µF capacitor to AGND M1 13 I Mode selection pin M2 12 I Mode selection pin M3 11 I Mode selection pin M3 11 I Mode selection pin M4 P O Analog overcurrent programming pin requires resistor to ground OTW 2 O O Analog overcurrent programming pin requires resistor to ground OTW 2 O Overtemperature warning signal, open-drain, active-low OUT_A 33 O O Output, half-bridge B OUT_C 25 O Output, half-bridge B OUT_C 25 O Output, half-bridge C OUT_D 22 O Output, half-bridge P PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_A.  PVDD_B 29 P Power supply input for half-bridge B requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_C 26 P Power supply input for half-bridge B requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_D 21 P Power supply input for half-bridge D requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVM_A 4 I Input signal for half-bridge D requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PWM_A 4 I Input signal for half-bridge D  RESET_AB 5 I Reset signal for half-bridge C and half-bridge B, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  POWD S POWD S POWD S POWD S S S S S S S S S S S S S S S S S S S	GND_B	31	Р	Power ground for half-bridge B			
GVDD_A  GVDD_B  1  P  Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GVDD_C  18  P  Gate-drive voltage supply requires 0.1-µF capacitor to AGND  GVDD_D  19  P  Gate-drive voltage supply requires 0.1-µF capacitor to AGND  M1  13  I  Mode selection pin  M2  12  I  Mode selection pin  M3  11  I  Mode selection pin  M3  11  I  Mode selection pin  M3  OC_ADJ  7  O  Analog overcurrent programming pin requires resistor to ground  OTW  2  O Overtemperature warning signal, open-drain, active-low  OUT_A  33  O  Output, half-bridge B  OUT_C  25  O  Output, half-bridge B  OUT_D  22  O  Output, half-bridge B  OUT_D  22  O  Output, half-bridge C  OUT_D  22  O  Output, half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_A.  PVDD_B  PVDD_B  POWer supply input for half-bridge R requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_C  26  P  P  P  P  P  P  P  P  P  P  P  P  P	GND_C	24	Р	Power ground for half-bridge C			
GVDD_B 1 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND GVDD_C 18 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND GVDD_D 19 P Gate-drive voltage supply requires 0.1-μF capacitor to AGND M1 13 I Mode selection pin M2 12 I Mode selection pin M3 11 I Mode selection pin M3 M3 M3 M4 I MAD M3 M4 I MAD M4 M4 M5	GND_D	23	Р	Power ground for half-bridge D			
GVDD_C  18  P  Gate-drive voltage supply requires 0.1-μF capacitor to AGND  GVDD_D  19  P  Gate-drive voltage supply requires 0.1-μF capacitor to AGND  M1  13  I  Mode selection pin  M2  12  I  Mode selection pin  M3  11  I  Mode selection pin  OC_ADJ  7  O Analog overcurrent programming pin requires resistor to ground  OTW  2  O Overtemperature warning signal, open-drain, active-low  OUT_A  33  O Output, half-bridge A  OUT_B  30  O Output, half-bridge B  OUT_C  25  O Output, half-bridge C  OUT_D  22  O Output, half-bridge D  PVDD_A  34  P  Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.  PVD_B  29  P  Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_C  26  P  P  Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_D  21  P  P  P  P  P  P  P  P  P  P  P  P  P	GVDD_A	36	Р	Gate-drive voltage supply requires 0.1-µF capacitor to AGND			
GVDD_D  19 PGate-drive voltage supply requires 0.1-µF capacitor to AGND  M1 13 I Mode selection pin  M2 12 II Mode selection pin  M3 11 II Mode selection pin  M3 OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground  OTW 2 O Overtemperature warning signal, open-drain, active-low  OUT_A 33 O Output, half-bridge A  OUT_B 30 OUT_C 25 O Output, half-bridge B  OUT_C 25 O Output, half-bridge C  OUT_D 22 O Output, half-bridge B  OUT_D 22 O Output, half-bridge B  OUT_B 29 POWEr supply input for half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_A.  PVDD_B PVDD_C 26 POWEr supply input for half-bridge B requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_C 26 POWEr supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_D 21 POWER supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_C.  PVM_A I Input signal for half-bridge D requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_D.  PWM_A I Input signal for half-bridge B  PWM_C 14 I Input signal for half-bridge B  PWM_C 14 I Input signal for half-bridge B  PWM_C 14 I Input signal for half-bridge C  PWM_D 16 I Reset signal for half-bridge D  RESET_AB 5 I Reset signal for half-bridge A and half-bridge B, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  FAULT 3 O Fault signal, open-drain, active-low  POWER SUPPLOY FOR CARD AND FOR CARD FO	GVDD_B	1	Р	Gate-drive voltage supply requires 0.1-µF capacitor to AGND			
M1 13 I Mode selection pin  M2 12 I Mode selection pin  M3 111 I Mode selection pin  M3 111 I Mode selection pin  OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground  OTW 2 O Overtemperature warning signal, open-drain, active-low  OUT_A 33 O Output, half-bridge B  OUT_C 25 O Output, half-bridge B  OUT_D 22 O Output, half-bridge C  OUT_D 22 O Output, half-bridge C  OUT_D 22 O Output, half-bridge D  PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_A.  PVDD_B 29 P Power supply input for half-bridge B requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_C 26 P Power supply input for half-bridge C requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_B.  PVDD_D 21 P Power supply input for half-bridge D requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_C.  PVM_A 4 I I Input signal for half-bridge D requires close decoupling of 0.01-µF capacitor in parallel with a 1.0-µF capacitor to GND_D.  PWM_A 4 I Input signal for half-bridge B  PVM_C 14 I Input signal for half-bridge B  PVM_C 14 I Input signal for half-bridge B  RESET_AB 5 I Reset signal for half-bridge D  RESET_AB 5 I Reset signal for half-bridge D, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  RESET_CD 17 P Power supply for digital voltage regulator requires a 47-µF capacitor in parallel with a 0.1-µF capacitor to GND for decoupling.	GVDD_C	18	Р	Gate-drive voltage supply requires 0.1-µF capacitor to AGND			
M2 12 I Mode selection pin  M3 11 I I Mode selection pin  OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground  OTW 2 O Overtemperature warning signal, open-drain, active-low  OUT_A 33 O Output, half-bridge A  OUT_B 30 O Output, half-bridge B  OUT_C 25 O Output, half-bridge D  PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.  PVDD_B 29 P Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_C 26 P Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_D 21 P Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 21 P Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVMM_A 4 I Input signal for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.  PWM_B 6 I Input signal for half-bridge B Input signal for half-bridge C Input signal for half-bridge D requires close decoupling of 1 Input signal for half-bridge C Input signal for	GVDD_D	19	Р	Gate-drive voltage supply requires 0.1-µF capacitor to AGND			
M3 11 I Mode selection pin  OC_ADJ 7 O Analog overcurrent programming pin requires resistor to ground  OTW 2 O Overtemperature warning signal, open-drain, active-low  OUT_A 33 O Output, half-bridge A  OUT_B 30 O Output, half-bridge B  OUT_C 25 O Output, half-bridge C  OUT_D 22 O Output, half-bridge C  OUT_D 22 O Output, half-bridge D  PVDD_A 34 P Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.  PVDD_B 29 P Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_C 26 P Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 21 P Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D 121 P Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVM_A 4 I Input signal for half-bridge A Input signal for half-bridge A Input signal for half-bridge B Input signal for half-bridge B Input signal for half-bridge C and half-bridge B, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  PWD 17 P Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	M1	13	1	Mode selection pin			
OC_ADJ         7         O         Analog overcurrent programming pin requires resistor to ground           OTW         2         O         Overtemperature warning signal, open-drain, active-low           OUT_A         33         O         Output, half-bridge A           OUT_B         30         O         Output, half-bridge B           OUT_C         25         O         Output, half-bridge C           OUT_D         22         O         Output, half-bridge D           PVDD_A         34         P         Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.           PVDD_B         29         P         Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.           PVDD_C         26         P         Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.           PVDD_D         21         P         Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.           PWM_A         4         I         Input signal for half-bridge A           PWM_B         6         I         Input signal for half-bridge B           PWM_D         16         I         <	M2	12	1	Mode selection pin			
OTW         2         O         Overtemperature warning signal, open-drain, active-low           OUT_A         33         O         Output, half-bridge A           OUT_B         30         O         Output, half-bridge B           OUT_C         25         O         Output, half-bridge C           OUT_D         22         O         Output, half-bridge D           PVDD_A         34         P         Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.           PVDD_B         29         P         Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.           PVDD_C         26         P         Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.           PVDD_D         21         P         Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.           PWM_A         4         I         Input signal for half-bridge A           PWM_B         6         I         Input signal for half-bridge C           PWM_D         16         I         Input signal for half-bridge D           RESET_CD         15         I         Reset signal for half-brid	M3	11	1	Mode selection pin			
OUT_A  OUT_B  OUT_B  OUT_C  OUT_D  O	OC_ADJ	7	0	Analog overcurrent programming pin requires resistor to ground			
OUT_B  30  OUT_C  25  OUT_D  OUT_D  22  OUtput, half-bridge C  OUT_D  PVDD_A  34  P  Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.  PVDD_B  PVDD_C  26  P  Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_C  26  P  Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_D  21  P  Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D  21  P  Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.  PWM_A  4  I  Input signal for half-bridge A  PWM_B  6  I  Input signal for half-bridge B  PWM_C  14  I  Input signal for half-bridge C  PWM_D  16  I  Reset signal for half-bridge A and half-bridge B, active-low  RESET_AB  5  I  Reset signal for half-bridge C and half-bridge D, active-low  RESET_CD  15  I  Reset signal for half-bridge C and half-bridge D, active-low  FAULT  3  O  Fault signal, open-drain, active-low  VDD  17  P  Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	OTW	2	0	Overtemperature warning signal, open-drain, active-low			
OUT_C OUT_C OUT_D OUT_C OUT_D OUT_C OUT_D OUT_D OUT_C OUT_D OUT_D OUT_C	OUT_A	33	0	Output, half-bridge A			
OUT_D       22       O       Output, half-bridge D         PVDD_A       34       P       Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.         PVDD_B       29       P       Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.         PVDD_C       26       P       Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.         PVDD_D       21       P       Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.         PWM_A       4       I       Input signal for half-bridge A         PWM_B       6       I       Input signal for half-bridge B         PWM_D       16       I       Input signal for half-bridge C         PWM_D       16       I       Input signal for half-bridge A         RESET_AB       5       I       Reset signal for half-bridge C and half-bridge B, active-low         RESET_CD       15       I       Reset signal for half-bridge C and half-bridge D, active-low         FAULT       3       O       Fault signal, open-drain, active-low         VDD       17       P       Power supply for digital voltage regulator requir	OUT_B	30	0	Output, half-bridge B			
PVDD_A  34  Power supply input for half-bridge A requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_A.  PVDD_B  29  Power supply input for half-bridge B requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_B.  PVDD_C  26  Power supply input for half-bridge C requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D  21  Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PWM_A  4  I Input signal for half-bridge A  PWM_B  6  I Input signal for half-bridge B  PWM_C  14  I Input signal for half-bridge C  PWM_D  16  I Input signal for half-bridge D  RESET_AB  5  I Reset signal for half-bridge A and half-bridge B, active-low  RESET_CD  15  I Reset signal for half-bridge C and half-bridge D, active-low  FAULT  3  O Fault signal, open-drain, active-low  Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	OUT_C	25	0	Output, half-bridge C			
Description of the properties	OUT_D	22	0	Output, half-bridge D			
Description of the capacitor of the c	PVDD_A	34	Р				
Description of the supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_C.  PVDD_D Power supply input for half-bridge D requires close decoupling of 0.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.  PWM_A I Input signal for half-bridge A PWM_B 6 I Input signal for half-bridge B PWM_C 14 I Input signal for half-bridge C PWM_D 16 I Input signal for half-bridge D  RESET_AB 5 I Reset signal for half-bridge A and half-bridge B, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  FAULT 3 O Fault signal, open-drain, active-low  VDD 17 P Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	PVDD_B	29	Р				
D.01-μF capacitor in parallel with a 1.0-μF capacitor to GND_D.  PWM_A  4  I Input signal for half-bridge A  PWM_B  6  I Input signal for half-bridge B  PWM_C  14  I Input signal for half-bridge C  PWM_D  16  I Input signal for half-bridge D  RESET_AB  5  I Reset signal for half-bridge A and half-bridge B, active-low  RESET_CD  15  I Reset signal for half-bridge C and half-bridge D, active-low  FAULT  3  O Fault signal, open-drain, active-low  VDD  17  P Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	PVDD_C	26	Р				
PWM_B 6 I Input signal for half-bridge B PWM_C 14 I Input signal for half-bridge C PWM_D 16 I Input signal for half-bridge D RESET_AB 5 I Reset signal for half-bridge A and half-bridge B, active-low RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low FAULT 3 O Fault signal, open-drain, active-low VDD 17 P Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	PVDD_D	21	Р				
PWM_C 14 I Input signal for half-bridge C  PWM_D 16 I Input signal for half-bridge D  RESET_AB 5 I Reset signal for half-bridge A and half-bridge B, active-low  RESET_CD 15 I Reset signal for half-bridge C and half-bridge D, active-low  FAULT 3 O Fault signal, open-drain, active-low  VDD 17 P Power supply for digital voltage regulator requires a 47-µF capacitor in parallel with a 0.1-µF capacitor to GND for decoupling.	PWM_A	4	1	Input signal for half-bridge A			
PWM_D       16       I       Input signal for half-bridge D         RESET_AB       5       I       Reset signal for half-bridge A and half-bridge B, active-low         RESET_CD       15       I       Reset signal for half-bridge C and half-bridge D, active-low         FAULT       3       O       Fault signal, open-drain, active-low         VDD       17       P       Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	PWM_B	6	1	Input signal for half-bridge B			
RESET_AB       5       I       Reset signal for half-bridge A and half-bridge B, active-low         RESET_CD       15       I       Reset signal for half-bridge C and half-bridge D, active-low         FAULT       3       O       Fault signal, open-drain, active-low         VDD       17       P       Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	PWM_C	14	1	Input signal for half-bridge C			
RESET_CD       15       I       Reset signal for half-bridge C and half-bridge D, active-low         FAULT       3       O       Fault signal, open-drain, active-low         VDD       17       P       Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	PWM_D	16	I	Input signal for half-bridge D			
FAULT  3 O Fault signal, open-drain, active-low  VDD 17 P Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	RESET_AB	5	I	Reset signal for half-bridge A and half-bridge B, active-low			
VDD 17 P Power supply for digital voltage regulator requires a 47-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.	RESET_CD	15	I	Reset signal for half-bridge C and half-bridge D, active-low			
parallel with a 0.1-µF capacitor to GND for decoupling.	FAULT	3	0	Fault signal, open-drain, active-low			
	VDD	17	Р				
	VREG	10	Р				

<sup>(1)</sup> I = input, O = output, P = power



# SYSTEM BLOCK DIAGRAM





# **ELECTRICAL CHARACTERISTICS**


Ta = 25 °C, PVDD = 50 V, GVDD = VDD = 12 V,  $F_{Sw} = 400$  kHz, unless otherwise noted. All performance is in accordance with recommended operating conditions unless otherwise specified.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Internal Voltage Re	gulator and Current Consumption					
$V_{REG}$	Voltage regulator, only used as a reference node	VDD = 12 V	2.95	3.3	3.65	٧
$I_{VDD}$	VDD supply current	Idle, reset mode		9	12	mA
I <sub>GVDD_X</sub>	Gate supply current per half-bridge	Reset mode		1.7	2	mA
I <sub>PVDD_X</sub>	Half-bridge X (A, B, C, or D) idle current	Reset mode		0.5	1	mA
Output Stage						
D	MOSFET drain-to-source resistance, low side (LS)	T <sub>J</sub> = 25°C, includes metallization resistance, GVDD = 12 V		90		mΩ
R <sub>DS(on)</sub>	MOSFET drain-to-source resistance, high side (HS)	T <sub>J</sub> = 25°C, includes metallization resistance, GVDD = 12 V		90		mΩ
V <sub>F</sub>	Diode forward voltage drop	T <sub>J</sub> = 25°C - 125°C, I <sub>O</sub> = 5 A		1		V
t <sub>R</sub>	Output rise time	Resistive load, I <sub>O</sub> = 5 A		9		nS
t <sub>F</sub>	Output fall time	Resistive load, I <sub>O</sub> = 5 A		9		nS
t <sub>PD_ON</sub>	Propagation delay when FET is on	Resistive load, I <sub>O</sub> = 5 A		42		nS
t <sub>PD_OFF</sub>	Propagation delay when FET is off	Resistive load, I <sub>O</sub> = 5 A		40		nS
t <sub>DT</sub>	Dead time between HS and LS FETs	Resistive load, I <sub>O</sub> = 5 A		5		nS
I/O Protection						
$V_{uvp,G}$	Gate supply voltage GVDD_X undervoltage protection			8.5		V
V <sub>uvp,hyst</sub> <sup>(1)</sup>	Hysteresis for gate supply undervoltage event			0.8		V
OTW <sup>(1)</sup>	Overtemperature warning		115	125	135	°C
OTW <sub>hyst</sub> <sup>(1)</sup>	Hysteresis temperature to reset OTW event			25		°C
OTSD <sup>(1)</sup>	Overtemperature shut down			150		°C
OTE-OTW <sub>differential</sub>	OTE-OTW overtemperature detect temperature difference			25		°C
OTSD <sub>HYST</sub> (1)	Hysteresis temperature for FAULT to be released following an OTSD event.			25		°C
I <sub>oc</sub>	Overcurrent limit protection	Resistor—programmable, nominal, $R_{OCP} = 27 \text{ k}\Omega$		10.6		Α
I <sub>OCT</sub>	Overcurrent response time	Time from application of short condition to Hi-Z of affected FET(s)		250		ns
R <sub>PD</sub>	Internal pulldown resistor at the output of each half-bridge	Connected when RESET_AB or RESET_CD is active to provide bootstrap capacitor charge. Not used in SE mode		1		kΩ
Static Digital Speci	fications					
V <sub>IH</sub>	High-level input voltage	PWM_A, PWM_B, PWM_C, PWM_D, M1, M2, M3,	2			V
V <sub>IL</sub>	Low-level input voltage	RESET_AB, RESET_CD			0.8	٧
I <sub>lkg</sub>	Input leakage current		-100		100	μA
OTW / FAULT		-	li .			
R <sub>INT_PU</sub>	Internal pullup resistance, OTW to VREG, FAULT to VREG		20	26	35	kΩ
		Internal pullup resistor only	2.95	3.3	3.65	
V <sub>OH</sub>	High-level output voltage	External pullup of 4.7 kΩ to 5 V	4.5		5	V
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 4 mA		0.2	0.4	V


(1) Specified by design




# TYPICAL CHARACTERISTICS












# **TYPICAL CHARACTERISTICS (continued)**

OUTPUT DUTY CYCLE





#### THEORY OF OPERATION

# **POWER SUPPLIES**

To help with system design, the DRV8402 needs only a 12 V supply in addition to power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, for example, the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors.

To provide electrical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate drive supply (GVDD\_X), bootstrap pins (BST\_X), and power-stage supply pins (PVDD\_X). Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12-V source, it is recommended that a 1 - 10  $\Omega$ resistor is used to separate the GVDD\_X pins from VDD on the printed-circuit board (PCB). Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided.

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal connected between the gate-drive power-supply pin (GVDD\_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 25 kHz to 500 kHz, the use of 47 nF ceramic capacitors, size 0603 or 0805, is recommended for the bootstrap supply. These 47 nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET fully turned on during the remaining part of the PWM cycle. In an application running at a switching frequency lower than 25 kHz, the bootstrap capacitor might need to be increased in value.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X pin is decoupled with a ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the DRV8402 in EVM board.

The 12 V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 50 V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the DRV8402 is fully protected against erroneous power-stage turn-on due to parasitic gate charging. Thus, voltage-supply ramp rates (dv/dt) are non-critical within the specified range (see the *Recommended Operating Conditions* section of this data sheet).

# SYSTEM POWER-UP/POWER-DOWN SEQUENCE

# **Powering Up**

The DRV8402 does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD\_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* section of this data sheet). Although not specifically required, holding RESET\_AB and RESET\_CD in a low state while powering up the device is recommended. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output (except in half-bridge modes).

# **Powering Down**

The DRV8402 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD\_X) voltage and VDD voltage are above the UVP voltage threshold (see the *Electrical Characteristics* section of this data sheet). Although not specifically required, it is a good practice to hold RESET\_AB and RESET\_CD low during power down to prevent any unknown state during this transition.



#### **ERROR REPORTING**

The FAULT and OTW pins are both active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the FAULT pin going low. Likewise, OTW goes low when the device junction temperature exceeds 125°C (see Table 1).

Table 1.

FAULT	OTW	DESCRIPTION
0	0	Overtemperature warning and (overtemperature shut down or overcurrent shut down or undervoltage protection) occurred
0	1	Overcurrent shut-down or undervoltage protection occurred
1	0	Overtemperature warning
1	1	Device under normal operation

Note that asserting either RESET\_AB or RESET\_CD low forces the FAULT signal high, independent of faults being present. For proper error reporting, set both RESET\_AB and RESET\_CD high during normal operation.

TI recommends monitoring the OTW signal using the system microcontroller and responding to an OTW signal by reducing the load current to prevent further heating of the device resulting in device overtemperature shutdown (OTSD).

To reduce external component count, an <u>internal</u> pullu<u>p</u> resistor to 3.3 V is provided on both FAULT and OTW outputs. Level compliance for 5-V logic can be obtained by adding external pull-up resistors to 5 V (see the *Electrical Characteristics* section of this data sheet for further specifications).

# **DEVICE PROTECTION SYSTEM**

The DRV8402 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overcurrent, overtemperature, and undervoltage. The DRV8402 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the FAULT pin low. In situations other than overtemperature, overcurrent or the automatically recovers when the fault condition has been removed or the gate supply voltage has increased. For highest possible reliability, recovering from an overcurrent shut down (OCSD) or OTSD fault requires external reset of the device (see the Device Reset section of this data sheet) no sooner than 1 second after the shutdown.

#### **Bootstrap Capacitor Under Voltage Protection**

When the device runs at a low switching frequency (e.g. less than 20 kHz with 47 nF bootstrap capacitor), the bootstrap capacitor voltage might not be able to maintain a proper voltage level for the high-side gate driver. A bootstrap capacitor undervoltage protection circuit (BST UVP) will start under this circumstance to prevent the potential failure of the high-side MOSFET. When the voltage on the bootstrap capacitors is less than required for safe operation, the DRV8402 will initiate bootstrap capacitor recharge sequences (turn off high side FET for a short period) until the bootstrap capacitors are properly charged for safe operation. This function may also be activated when PWM duty cycle is too high (e.g. higher than 99.5%). Note that bootstrap capacitor might not be able to be charged up if no load is presented at output.

Because the extra pulse width to charge bootstrap capacitor is so short, that the output current disruption due to the extra charge is negligible most of the time when output inductor is present.

# **Overcurrent (OC) Protection**

The device has independent, fast-reacting current detectors with programmable trip threshold (OC threshold) on all high-side and low-side power-stage FETs. There are two settings for OC protection through Mode selection pins: cycle-by-cycle (CBC) current limiting mode and OC latching (OCL) shut down mode.

In CBC current limiting mode, the detector outputs are monitored by two protection systems. The first protection system controls the power stage in order to prevent the output current from further increasing, i.e., it performs a CBC current-limiting function rather than prematurely shutting down the device. This feature could effectively limit the inrush current during motor start-up or transient without damaging the device. During short to power and short to ground condition, the current limit circuitry might not be able to control the current in a proper level, a second protection system triggers a latching shutdown, resulting in the power stage being set in the high-impedance (Hi-Z) state. Current limiting and protection overcurrent are independent half-bridges A, B, C, and, D, respectively.

In OCL shut down mode, the cycle-by-cycle current limit and error recovery circuitry is disabled and an overcurrent condition will cause the <u>device to shutdown immediately</u>. After shutdown, RESET\_AB and/or RESET\_CD must be asserted to restore normal operation after the overcurrent condition is removed.



For added flexibility, the OC threshold is programmable within a limited range using a single external resistor connected between the OC ADJ pin and AGND pin. See Table 2 for information on the correlation between programming-resistor value and the OC threshold. It should be noted that a properly functioning overcurrent detector assumes the presence of a proper inductor at the power-stage output (minimum 2 µH). Short-circuit protection is not provided directly at the output pins of the power stage, but only after the inductor. If a further smaller inductor is preferred for any reason, using OCL mode setting is recommended.

Table 2.

OC-Adjust Resistor Values ( $k\Omega$ )	Max. Current Before OC Occurs (A)
22 <sup>(1)</sup>	12.2
24 <sup>(1)</sup>	11.5
27	10.6
30	9.9
33	9.3
36	8.7
39	8.2

# **Overtemperature Protection**

The DRV8402 has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (nominal) and, if the device junction temperature exceeds 150°C (nominal), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and FAULT being asserted low. OTSD is latched in this case and RESET\_AB and RESET\_CD must be asserted low.

(1) Recommended to use in OCL Mode Only

# Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the DRV8402 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overcurrent circuit and ensures that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach 9.8 V (typical). Although GVDD\_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT being asserted low. The device automatically resumes operation when all supply voltage on the bootstrap capacitors have increased above the UVP threshold.

# **DEVICE RESET**

Two reset pins are provided for independent control of half-bridges A/B and C/D. When RESET\_AB is asserted low, all four power-stage FETs in half-bridges A and B are forced into a high-impedance (Hi-Z) state. Likewise, asserting RESET\_CD low forces all four power-stage FETs in half-bridges C and D into a high-impedance state.

In full bridge and parallel full bridge configurations, to accommodate bootstrap charging prior to switching start, asserting the reset inputs low enables weak pulldown of the half-bridge outputs. In half bridge configuration, the weak pulldowns are not enabled, and it is, therefore, recommended to precharge bootstrap capacitor by providing a low pulse on the PWM inputs first when reset is asserted high.

Asserting either reset input low <u>removes</u> any fault <u>information</u> to be signaled on the <u>FAULT</u> output, i.e., <u>FAULT</u> is forced high.

A rising-edge transition on either reset input allows the device to resume operation after an overcurrent fault.



#### DIFFERENT MODE OPERATIONS

The DRV8402 supports three different mode operations:

- 1. Full bridge (FB) mode
- 2. Parallel full bridge (PFB) mode
- 3. Half bridge (HB) mode

In full bridge and half bridge modes, PWM\_A controls half bridge A, PWM\_B controls both half bridge B, etc. Figure 6 shows an application example for full bridge mode operation.

In parallel full bridge mode, PWM\_A controls both half bridge A and B, and PWM\_B controls both half bridge C and D, while PWM\_C and PWM\_D pins are not used (recommended to connect to ground). Bridges A and B are synchronized internally (even during CBC), and so as bridges C and D. OUT\_A and OUT\_B should be connected together and OUT\_C and OUT\_D should be connected together after a small output inductor. Figure 7 shows an example of parallel full bridge mode connection.

Mode pins are configured as CBC current limit operation in Figure 6 and Figure 7.

The DRV8402 can be also used in three phase permanent magnet synchronous motor (PMSM) applications. Because each half bridge has independent supply and ground pins, a shunt sensing resistor can be inserted between PVDD to PVDD\_X or GND to GND\_X. A high side shunt resistor between PVDD and PVDD\_X is recommended for differential current sensing because a high bias voltage on the low side sensing could affect device operation. OCL mode is recommended for a three phase application. Figure 8 shows a three-phase application example.

A decoupling capacitor close to each supply pin is recommended for each application (not shown in diagrams).





Figure 6. Application Diagram Example for Full Bridge Mode Operation



PWM\_A controls OUT\_A and OUT\_B; PWM\_B controls OUT\_C and OUT\_D.

Figure 7. Application Diagram Example for Parallel Full Bridge Mode Operation

Submit Documentation Feedback






Figure 8. Application Diagram Example for Three Phase PMSM Operation

# THERMAL INFORMATION

The thermally enhanced package provided with the DRV8402 is designed to interface directly to heat sink using a thermal interface compound, (e.g., Arctic Silver, TIMTronics 413, Ceramic thermal compound, etc.). The heat sink then absorbs heat from the ICs and couples it to the local air.

 $R_{\theta JA}$  is a system thermal resistance from junction to ambient air. As such, it is a system parameter with the following components:

- R<sub>eJC</sub> (the thermal resistance from junction to case, or in this example the heat slug)
- Thermal grease thermal resistance
- · Heat sink thermal resistance

The thermal grease thermal resistance can be calculated from the exposed heat slug area and the thermal grease manufacturer's area thermal resistance (expressed in °C-in²/W or °C-mm²/W). The approximate exposed heat slug size is as follows:

DRV8402, 36-pin PSOP3 ..... 0.124 in<sup>2</sup> (80 mm<sup>2</sup>)

The thermal resistance of thermal pads is considered higher than a thin thermal grease layer. Thermal tape has an even higher thermal resistance and should not be used at all. Heat sink thermal resistance is predicted by the heat sink vendor, modeled using a continuous flow dynamics (CFD) model, or measured.

Thus the system  $R_{\theta JA} = R_{\theta JC}$  + thermal grease resistance + heat sink resistance.

See the TI application report, *IC Package Thermal Metrics* (SPRA953A), for more thermal information.



# PACKAGE OPTION ADDENDUM

5-Mar-2011

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
DRV8402DKD	NRND	HSSOP	DKD	36	29	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	
DRV8402DKDR	NRND	HSSOP	DKD	36	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2009

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8402DKDR	HSSOP	DKD	36	500	330.0	24.4	14.7	16.4	4.0	20.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Apr-2009




#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8402DKDR	HSSOP	DKD	36	500	346.0	346.0	41.0

DKD (R-PDSO-G36)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.15mm.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The package thermal performance is optimized for conductive cooling with attachment to an external heat sink.

PowerPAD is a trademark of Texas Instruments.



# DKD (R-PDSO-G36)


PowerPAD™ PLASTIC SMALL OUTLINE

# THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



DKD (R-PDSO-G36)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

Wireless Connectivity

#### Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com