

1.8-V OPERATIONAL AMPLIFIERS WITH RAIL-TO-RAIL INPUT AND OUTPUT

Check for Samples: [LMV932 DUAL](#), [LMV934 QUAD](#), [LMV931 SINGLE](#)


FEATURES

- 1.8-V, 2.7-V, and 5-V Specifications
- Rail-to-Rail Output Swing
 - 600- Ω Load . . . 80 mV From Rail
 - 2-k Ω Load . . . 30 mV From Rail
- V_{ICR} . . . 200 mV Beyond Rails
- Gain Bandwidth . . . 1.4 MHz
- Supply Current . . . 100 μ A/Amplifier
- Max V_{IO} . . . 4 mV
- Space-Saving Packages
 - LMV931: SOT-23 and SC-70
 - LMV932: MSOP and SOIC
 - LMV934: SOIC and TSSOP


APPLICATIONS

- Industrial (Utility/Energy Metering)
- Automotive
- Communications (Optical Telecom, Data/Voice Cable Modems)
- Consumer Electronics (PDAs, PCs, CDR/W, Portable Audio)
- Supply-Current Monitoring
- Battery Monitoring


LMV931 . . . DBV (SOT-23-5) OR DCK (SC-70) PACKAGE
(TOP VIEW)



LMV932 . . . D (SOIC) OR
DGK (VSSOP/MSOP) PACKAGE
(TOP VIEW)



LMV934 . . . D (SOIC) OR PW (TSSOP) PACKAGE
(TOP VIEW)



DESCRIPTION/ORDERING INFORMATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER		TOP-SIDE MARKING ⁽²⁾
–40°C to 125°C	Single	SOT-23 – DBV	Reel of 3000	LMV931IDBVR	RBB_
			Reel of 250	LMV931IDBVT	PREVIEW
		SC-70 – DCK	Reel of 3000	LMV931IDCKR	RB_
			Reel of 250	LMV931IDCKT	PREVIEW
	Dual	MSOP/VSSOP – DGK	Reel of 2500	LMV932IDGKR	RD_
			Reel of 250	LMV932IDGKT	PREVIEW
		SOIC – D	Tube of 75	LMV932ID	MV932I
			Reel of 2500	LMV932IDR	
	Quad	SOIC – D	Tube of 50	LMV934ID	LMV934I
			Reel of 2500	LMV934IDR	
		TSSOP – PW	Tube of 90	LMV934IPW	MV934I
			Reel of 2000	LMV934IPWR	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the assembly/test site.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)


The LMV93x devices are low-voltage low-power operational amplifiers that are well suited for today's low-voltage and/or portable applications. Specified for operation of 1.8 V to 5 V, they can be used in portable applications that are powered from a single-cell Li-ion or two-cell batteries. They have rail-to-rail input and output capability for maximum signal swings in low-voltage applications. The LMV93x input common-mode voltage extends 200 mV beyond the rails for increased flexibility. The output can swing rail-to-rail unloaded and typically can reach 80 mV from the rails, while driving a 600-Ω load (at 1.8-V operation).

During 1.8-V operation, the devices typically consume a quiescent current of 103 μA per channel, and yet they are able to achieve excellent electrical specifications, such as 101-dB open-loop DC gain and 1.4-MHz gain bandwidth. Furthermore, the amplifiers offer good output drive characteristics, with the ability to drive a 600-Ω load and 1000-pF capacitance with minimal ringing.

The LMV93x devices are offered in the latest packaging technology to meet the most demanding space-constraint applications. The LMV931 is offered in standard SOT-23 and SC-70 packages. The LMV932 is available in the traditional MSOP and SOIC packages. The LMV934 is available in the traditional SOIC and TSSOP packages.

The LMV93x devices are characterized for operation from –40°C to 125°C, making the part universally suited for commercial, industrial, and automotive applications.

Figure 1. SIMPLIFIED SCHEMATIC



Absolute Maximum Ratings⁽¹⁾

over free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage ⁽²⁾		5.5	V
V_{ID}	Differential input voltage ⁽³⁾	Supply voltage		
V_I	Input voltage range, either input	$V_{CC-} - 0.2$	$V_{CC+} + 0.2$	V
	Duration of output short circuit (one amplifier) to $V_{CC\pm}$ ^{(4) (5)}	Unlimited		
θ_{JA}	Package thermal impedance ^{(5) (6)}	D package (8 pin)		97
		D package (14 pin)		86
		DBV package		206
		DCK package		252
		DGK package		172
		PW package		113
T_J	Operating virtual junction temperature		150	°C
T_{stg}	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at $IN+$ with respect to $IN-$.
- (4) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.
- (5) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage ($V_{CC+} - V_{CC-}$)	1.8	5	V
T_A	Operating free-air temperature	–40	125	°C

ESD Protection

	TYP	UNIT
Human-Body Model	2000	V
Machine Model	200	V

Electrical Characteristics

 $V_{CC+} = 1.8\text{ V}$, $V_{CC-} = 0\text{ V}$, $V_{IC} = V_{CC+}/2$, $V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage	LMV931 (single)		25°C		1	4	mV	
				Full range			6		
		LMV932 (dual), LMV934 (quad)		25°C		1	5.5		
				Full range			7.5		
α _{V_{IO}}	Average temperature coefficient of input offset voltage			25°C		5.5		μV/°C	
I _{IB}	Input bias current	V _{IC} = V _{CC+} – 0.8 V		25°C		15	35	nA	
				25°C			65		
				Full range			75		
I _{IO}	Input offset current			25°C		13	25	nA	
				Full range			40		
I _{CC}	Supply current (per channel)			25°C		103	185	μA	
				Full range			205		
CMRR	Common-mode rejection ratio	0 ≤ V _{IC} ≤ 0.6 V, 1.4 V ≤ V _{IC} ≤ 1.8 V		25°C	60	78		dB	
				–40°C to 85°C	55				
		0.2 ≤ V _{IC} ≤ 0.6 V, 1.4 V ≤ V _{IC} ≤ 1.6 V		–40°C to 125°C	55				
				–0.2 ≤ V _{IC} ≤ 0 V, 1.8 V ≤ V _{IC} ≤ 2 V	25°C	50	72		
k _{SVR}	Supply-voltage rejection ratio	1.8 V ≤ V _{CC+} ≤ 5 V, V _{IC} = 0.5 V		25°C	75	100		dB	
				Full range	70				
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	V _{CC–} – 0.2	–0.2 to 2.1	V _{CC+} + 0.2	V	
				–40°C to 85°C	V _{CC–}		V _{CC+}		
				–40°C to 125°C	V _{CC–} + 0.2		V _{CC+} – 0.2		
A _V	Large-signal voltage gain	LMV931	V _O = 0.2 V to 1.6 V, V _{IC} = 0.5 V	R _L = 600 Ω to 0.9 V	25°C	77	101	dB	
				R _L = 2 kΩ to 0.9 V	Full range	73			
					R _L = 600 Ω to 0.9 V	25°C	80		105
				Full range		75			
		LMV932, LMV934		R _L = 600 Ω to 0.9 V	25°C	75	90		
					Full range	72			
				R _L = 2 kΩ to 0.9 V	25°C	78	100		
					Full range	75			
V _O	Output swing	R _L = 600 Ω to 0.9 V, V _{ID} = ±100 mV	High level	25°C	1.65	1.72	V		
				Full range	1.63				
			Low level	25°C		0.077		0.105	
				Full range				0.120	
		R _L = 2 kΩ to 0.9 V, V _{ID} = ±100 mV	High level	25°C	1.75	1.77			
				Full range	1.74				
			Low level	25°C		0.024			0.035
				Full range					0.040
I _{OS}	Output short-circuit current	V _O = 0 V, V _{ID} = 100 mV	Sourcing	25°C	4	8	mA		
				Full range	3.3				
		V _O = 1.8 V, V _{ID} = –100 mV	Sinking	25°C	7	9			
				Full range	5				
GBW	Gain bandwidth product			25°C		1.4		MHz	

Electrical Characteristics (continued)

$V_{CC+} = 1.8\text{ V}$, $V_{CC-} = 0\text{ V}$, $V_{IC} = V_{CC+}/2$, $V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SR Slew rate ⁽¹⁾		25°C		0.35		V/ μ S
Φ_m Phase margin		25°C		67		°
Gain margin		25°C		7		dB
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, $V_{IC} = 0.5\text{ V}$	25°C		60		nV/ $\sqrt{\text{Hz}}$
I_n Equivalent input noise current	$f = 1\text{ kHz}$	25°C		0.06		pA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$f = 1\text{ kHz}$, $A_V = 1$, $R_L = 600\text{ }\Omega$, $V_{ID} = 1\text{ V}_{p-p}$	25°C		0.023		%
Amplifier-to-amplifier isolation ⁽²⁾		25°C		123		dB

(1) Number specified is the slower of the positive and negative slew rates.

(2) Input referred, $V_{CC+} = 5\text{ V}$ and $R_L = 100\text{ k}\Omega$ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce $V_O = 3\text{ V}_{p-p}$.

Electrical Characteristics

$V_{CC+} = 2.7\text{ V}$, $V_{CC-} = 0\text{ V}$, $V_{IC} = V_{CC+}/2$, $V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	LMV931 (single)		25°C		1	4	mV
				Full range				
		LMV932 (dual), LMV934 (quad)		25°C		1	5.5	
				Full range				
α _{V_{IO}}	Average temperature coefficient of input offset voltage			25°C		5.5		μV/°C
I _{IB}	Input bias current	V _{IC} = V _{CC+} − 0.8 V		25°C		15	35	nA
				25°C			65	
				Full range				
I _{IO}	Input offset current			25°C		8	25	nA
				Full range				
I _{CC}	Supply current (per channel)			25°C		105	190	μA
				Full range				
CMRR	Common-mode rejection ratio	0 ≤ V _{IC} ≤ 1.5 V, 2.3 V ≤ V _{IC} ≤ 2.7 V		25°C	60	81		dB
				−40°C to 85°C		55		
		0.2 ≤ V _{IC} ≤ 1.5 V, 2.3 V ≤ V _{IC} ≤ 2.5 V		−40°C to 125°C		55		
		−0.2 ≤ V _{IC} ≤ 0 V, 2.7 V ≤ V _{IC} ≤ 2.9 V		25°C	50	74		
k _{SVR}	Supply-voltage rejection ratio	1.8 V ≤ V _{CC+} ≤ 5 V, V _{IC} = 0.5 V		25°C	75	100		dB
				Full range		70		
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	V _{CC−} − 0.2	−0.2 to 3	V _{CC+} + 0.2	V
				−40°C to 85°C		V _{CC−} V _{CC+}		
				−40°C to 125°C		V _{CC−} + 0.2 V _{CC+} − 0.2		
A _V	Large-signal voltage gain	LMV931	V _O = 0.2 V to 2.5 V	R _L = 600 Ω to 1.35 V	25°C	87	104	dB
				Full range		86		
				R _L = 2 kΩ to 1.35 V	25°C	92	110	
				Full range		91		
		LMV932, LMV934		R _L = 600 Ω to 1.35 V	25°C	78	90	
				Full range		75		
				R _L = 2 kΩ to 1.35 V	25°C	81	100	
				Full range		78		
V _O	Output swing	R _L = 600 Ω to 1.35 V, V _{ID} = ±100 mV	High level	25°C	2.55	2.62		V
				Full range		2.53		
			Low level	25°C		0.083	0.11	
				Full range			0.13	
		R _L = 2 kΩ to 1.35 V, V _{ID} = ±100 mV	High level	25°C	2.65	2.675		
				Full range		2.64		
			Low level	25°C		0.025	0.04	
				Full range			0.045	
I _{OS}	Output short-circuit current	V _O = 0 V, V _{ID} = 100 mV	Sourcing	25°C	20	30		mA
				Full range		15		
		V _O = 2.7 V, V _{ID} = −100 mV	Sinking	25°C	18	25		
				Full range		12		
GBW	Gain bandwidth product			25°C		1.4		MHz

Electrical Characteristics (continued)

$V_{CC+} = 2.7\text{ V}$, $V_{CC-} = 0\text{ V}$, $V_{IC} = V_{CC+}/2$, $V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SR	Slew rate ⁽¹⁾	25°C		0.4		V/ μ S
Φ_m	Phase margin	25°C		70		°
	Gain margin	25°C		7.5		dB
V_n	Equivalent input noise voltage	$f = 1\text{ kHz}$, $V_{IC} = 0.5\text{ V}$		57		nV/ $\sqrt{\text{Hz}}$
I_n	Equivalent input noise current	$f = 1\text{ kHz}$		0.082		pA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$f = 1\text{ kHz}$, $A_V = 1$, $R_L = 600\ \Omega$, $V_{ID} = 1\text{ V}_{p-p}$		0.022		%
	Amplifier-to-amplifier isolation ⁽²⁾	25°C		123		dB

(1) Number specified is the slower of the positive and negative slew rates.

(2) Input referred, $V_{CC+} = 5\text{ V}$ and $R_L = 100\text{ k}\Omega$ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce $V_O = 3\text{ V}_{p-p}$.

Electrical Characteristics

$V_{CC+} = 5\text{ V}$, $V_{CC-} = 0\text{ V}$, $V_{IC} = V_{CC+}/2$, $V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage	LMV931 (single)		25°C		1	4	mV	
				Full range			6		
		LMV932 (dual), LMV934 (quad)		25°C		1	5.5		
				Full range			7.5		
α _{V_{IO}}	Average temperature coefficient of input offset voltage			25°C		5.5		μV/°C	
I _{IB}	Input bias current	V _{IC} = V _{CC+} – 0.8 V		25°C		15	35	nA	
				25°C			65		
				Full range			75		
I _{IO}	Input offset current			25°C		9	25	nA	
				Full range			40		
I _{CC}	Supply current (per channel)			25°C		116	210	μA	
				Full range			230		
CMRR	Common-mode rejection ratio	0 ≤ V _{IC} ≤ 3.8 V, 4.6 V ≤ V _{IC} ≤ 5 V		25°C	60	86		dB	
				–40°C to 85°C	55				
		0.3 ≤ V _{IC} ≤ 3.8 V, 4.6 V ≤ V _{IC} ≤ 4.7 V		–40°C to 125°C	55				
		–0.2 ≤ V _{IC} ≤ 0 V, 5 V ≤ V _{IC} ≤ 5.2 V		25°C	50	78			
k _{SVR}	Supply-voltage rejection ratio	1.8 V ≤ V _{CC+} ≤ 5 V, V _{IC} = 0.5 V		25°C	75	100		dB	
				Full range	70				
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	V _{CC–} – 0.2	–0.2 to 5.3	V _{CC+} + 0.2	V	
				–40°C to 85°C	V _{CC–}		V _{CC+}		
				–40°C to 125°C	V _{CC–} + 0.3		V _{CC+} – 0.3		
A _V	Large-signal voltage gain	LMV931	V _O = 0.2 V to 4.8 V	R _L = 600 Ω to 2.5 V	25°C	88	102	dB	
					Full range	87			
					R _L = 2 kΩ to 2.5 V	25°C	94		113
					Full range	93			
		LMV932, LMV934			R _L = 600 Ω to 2.5 V	25°C	81		90
					Full range	78			
						R _L = 2 kΩ to 2.5 V	25°C		85
						Full range	82		
V _O	Output swing	R _L = 600 Ω to 2.5 V, V _{ID} = ±100 mV	High level		25°C	4.855	4.89		V
				Full range	4.835				
			Low level	25°C		0.12	0.16		
				Full range			0.18		
		R _L = 2 kΩ to 2.5 V, V _{ID} = ±100 mV	High level	25°C	4.945	4.967			
				Full range	4.935				
			Low level	25°C		0.037	0.065		
				Full range			0.075		
I _{OS}	Output short-circuit current	V _O = 0 V, V _{ID} = 100 mV	Sourcing	25°C	80	100		mA	
				Full range	68				
		V _O = 5 V, V _{ID} = –100 mV	Sinking	25°C	58	65			
				Full range	45				
GBW	Gain bandwidth product			25°C		1.5		MHz	

Electrical Characteristics (continued)

$V_{CC+} = 5\text{ V}$, $V_{CC-} = 0\text{ V}$, $V_{IC} = V_{CC+}/2$, $V_O = V_{CC+}/2$, and $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SR	Slew rate ⁽¹⁾	25°C		0.42		V/ μ S
Φ_m	Phase margin	25°C		71		°
	Gain margin	25°C		8		dB
V_n	Equivalent input noise voltage	$f = 1\text{ kHz}$, $V_{IC} = 0.5\text{ V}$		50		nV/ $\sqrt{\text{Hz}}$
I_n	Equivalent input noise current	$f = 1\text{ kHz}$		0.07		pA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$f = 1\text{ kHz}$, $A_V = 1$, $R_L = 600\ \Omega$, $V_{ID} = 1\text{ V}_{p-p}$		0.022		%
	Amplifier-to-amplifier isolation ⁽²⁾	25°C		123		dB

(1) Number specified is the slower of the positive and negative slew rates.

(2) Input referred, $V_{CC+} = 5\text{ V}$ and $R_L = 100\text{ k}\Omega$ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce $V_O = 3\text{ V}_{p-p}$.

TYPICAL CHARACTERISTICS

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)




Figure 2.




Figure 3.




Figure 4.




Figure 5.

TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)

OUTPUT VOLTAGE SWING

VS

SUPPLY VOLTAGE




Figure 6.

OUTPUT VOLTAGE SWING

VS

SUPPLY VOLTAGE




Figure 7.

SHORT-CIRCUIT CURRENT (SINK)

VS

TEMPERATURE




Figure 8.

SHORT-CIRCUIT CURRENT (SOURCE)

VS

TEMPERATURE




Figure 9.

TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)

1.8-V FREQUENCY RESPONSE




Figure 10.

5-V FREQUENCY RESPONSE






Figure 11.





TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)



TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)



TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)




Figure 18.




Figure 19.




Figure 20.




Figure 21.

TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)




Figure 22.




Figure 23.




Figure 24.





Figure 25.

TYPICAL CHARACTERISTICS (continued)

$V_{CC+} = 5\text{ V}$, Single Supply, $T_A = 25^\circ\text{C}$ (unless otherwise specified)



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
LMV931IDBVR	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV931IDBVRE4	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV931IDBVRG4	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV931IDCKR	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV931IDCKRE4	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV931IDCKRG4	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932ID	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDE4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDGKR	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDGKRG4	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDRE4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV932IDRG4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934ID	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IDE4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IDG4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
LMV934IDR	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IDRE4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IDRG4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IPW	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IPWE4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IPWG4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IPWR	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IPWRE4	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LMV934IPWRG4	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV931, LMV932, LMV934 :

- Automotive: [LMV931-Q1](#), [LMV932-Q1](#), [LMV934-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV931IDBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
LMV931IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV931IDCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
LMV931IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV932IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV932IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV934IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV934IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV931IDBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
LMV931IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV931IDCKR	SC70	DCK	5	3000	205.0	200.0	33.0
LMV931IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV932IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LMV932IDR	SOIC	D	8	2500	340.5	338.1	20.6
LMV934IDR	SOIC	D	14	2500	367.0	367.0	38.0
LMV934IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-178 Variation AA.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-3/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040047-5/M 06/11

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com