
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005


- 2.7-V and 5-V Performance
- -40°C to 125°C Specification at 5 V
- **No Crossover Distortion**
- Gain Bandwith of 152 kHz
- **Low Supply Current**
 - LPV321 . . . 9 μA
 - LPV358 \dots 15 μ A
 - LPV324 . . . 28 μA
- Rail-to-Rail Output Swing at 100-kΩ Load
 - V_{CC+} 3.5 mV
 - V_{CC}-+ 90 mV
- $V_{ICR} 0.2 V \text{ to } V_{CC+} 0.8 V$
- Stable With Capacitive Load of 1000 pF
- **Applications**
 - Active Filters
 - General-Purpose, Low-Voltage **Applications**
 - Low-Power and/or Portable Applications
- Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

LPV321 . . . DBV OR DCK PACKAGE (TOP VIEW) $\prod V_{CC+}$ IN+ V_{CC-} **OUTPUT** IN-

LPV358...D, DDU, OR DGK PACKAGE (TOP VIEW)



LPV324...D OR PW PACKAGE (TOP VIEW)



description/ordering information

The LPV321/358/324 devices are low-power (9 µA per channel at 5 V) versions of the LMV321/358/324 operational amplifiers. These are additions to the LMV321/358/324 family of commodity operational amplifiers.

The LPV321/358/324 devices are the most cost-effective solutions for applications where low voltage, low-power operation, space saving, and low price are needed. These devices have rail-to-rail output-swing capability, and the input common-mode voltage range includes ground. They all exhibit excellent speed-power ratios, achieving 152 kHz of bandwidth, with a supply current of only 9 μA typical.

The LPV321, LPV358, and LPV324 are characterized for operation from -40°C to 85°C. The LPV321I, LPV358I, and LPV324I are characterized for operation from -40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT **OPERATIONAL AMPLIFIERS**

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005


description/ordering information (continued)

ORDERING INFORMATION

TA		PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		COTOO 5 (DD)()	Reel of 3000	LPV321DBVR	5C7_
	O'm at a	SOT23-5 (DBV)	Reel of 250	LPV321DBVT	PREVIEW
	Single	00 70 (DOM)	Reel of 3000	LPV321DCKR	52_
		SC-70 (DCK)	Reel of 250	LPV321DCKT	PREVIEW
		COIC & (D)	Tube of 75	LPV358D	D)/050
		SOIC-8 (D)	Reel of 2500	LPV358DR	PV358
–40°C to 85°C	Dual	VSSOP-8 (DDU)	Reel of 3000	LPV358DDUR	5A56
		V000D 0 (D0K)	Reel of 2500	LPV358DGKR	546
		VSSOP-8 (DGK)	Reel of 250	LPV358DGKT	PREVIEW
		0010 44 (D)	Tube of 50	LPV324D	I D) (00.4
	Quad	SOIC-14 (D)	Reel of 2500	LPV324DR	LPV324
	Quad	TSSOP-14 (PW)	Tube of 90	LPV324PW	PV324
		1330F-14 (FW)	Reel of 2000	LPV324PWR	F V 324
		00T00 5 (DD)()	Reel of 3000	LPV321IDBVR	5C1_
	O'm at a	SOT23-5 (DBV)	Reel of 250	LPV321IDBVT	PREVIEW
	Single	00 70 (DOM)	Reel of 3000	LPV321IDCKR	53_
		SC-70 (DCK)	Reel of 250	LPV321IDCKT	PREVIEW
		0010 0 (D)	Tube of 75	LPV358ID	D) (OFOL
		SOIC-8 (D)	Reel of 2500	LPV358IDR	PV358I
-40°C to 125°C	Dual	VSSOP-8 (DDU)	Reel of 3000	LPV358IDDUR	5AE6
		V000D 0 (D010)	Reel of 2500	LPV358IDGKR	556
		VSSOP-8 (DGK)	Reel of 250	LPV358IDGKT	PREVIEW
		0010 14 (D)	Tube of 50	LPV324ID	1 DV0041
	Quad	SOIC-14 (D)	Reel of 2500	LPV324IDR	LPV324I
	Quau	TSSOP-14 (PW)	Tube of 90	LPV324IPW	PV324I
		13307-14 (FW)	Reel of 2000	LPV324IPWR	F V 3241

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

symbol (each amplifier)






[‡] DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005

LPV324 simplified schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC+} – V _{CC-} (see Note 1)		
Input voltage range, V _I (either input)		
Package thermal impedance, θ_{JA} (see Notes 3 and 4):	5-pin DBV package	206°C/W
•	5-pin DCK package	252°C/W
	8-pin D package	97°C/W
	8-pin DDU package	TBD°C/W
	8-pin DGK package	172°C/W
	14-pin D package	86°C/W
	14-pin PW package	113°C/W
Maximum junction temperature, T _{.1}		
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages and V_{CC} specified for the measurement of I_{OS}, are with respect to the network GND.

- 2. Differential voltages are at IN+ with respect to IN-.
- 3. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.
- 4. The package thermal impedance is calculated in accordance with JESD 51-7.



LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS4331 - FEBRUARY 2004 - REVISED MARCH 2005

recommended operating conditions

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		2.7	5	V	
_	On suching fine of the supposed we	LPV3xx	-40	85	ŝ	
I A	Operating free-air temperature	LPV3xxI	-40	125		

ESD protection

TEST CONDITIONS	TYP	UNIT
Human-Body Model	2	kV
Machine model	200	V
Charged-Device Model	1	kV



LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005

2.7-V electrical characteristics

T_A = 25°C, V_{CC+} = 2.7 V, V_{CC-} = 0 V, V_{IC} = 1 V, V_O = $V_{CC+}\!/2,$ and $R_L>$ 1 $M\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP [†]	MAX	UNIT	
V _{IO}	Input offset voltage				1.2	7	mV	
α_{VIO}	Average temperature coefficient of input offset voltage				4		μV/°C	
I _{IB}	Input bias current				1.7	50	nA	
I _{IO}	Input offset current				0.6	40	nA	
CMRR	Common-mode rejection ratio	0 ≤ V _{IC} ≤ 1.7 V		50	70		dB	
k _{SVR}	Supply-voltage rejection ratio	$2.7 \text{ V} \le \text{V}_{\text{CC+}} \le 5 \text{ V}, \text{ V}_{\text{IC}} = 1 \text{ V},$	V _O = 1 V	50	65		dB	
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB	0 to 1.7	-0.2 to 1.9		V		
V	Outrout recipe	D 400 k0 to 4.05 V	High level	V _{CC+} – 0.100	V _{CC+} – 0.003	V		
V _O	Output swing	$R_L = 100 \text{ k}\Omega \text{ to } 1.35 \text{ V}$			0.080	0.180	V	
		LPV321			4	8		
I _{CC}	Supply current	LPV358 (both amplifiers)			8	16	μΑ	
		LPV324 (all four amplifiers)			16	24		
SR	Slew rate [‡]				0.1		V/μs	
GBW	Gain bandwidth product	C _L = 22 pF (see Note 5)			205		kHz	
Φ_{m}	Phase margin	C _L = 22 pF (see Note 5)			71		deg	
	Gain margin	C _L = 22 pF (see Note 5)			11		dB	
V _n	Equivalent input noise voltage	f = 1 kHz			178		nV/√ Hz	
In	Equivalent input noise current	f = 1 kHz			0.5		pA/√ Hz	

[†] All typical values are at $V_{CC} = 2.7 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 5: Closed-loop gain = 18 dB, $V_{IC} = V_{CC+}/2$



[‡] Number specified is the slower of the positive and negative slew rates.

LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT **OPERATIONAL AMPLIFIERS**

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005

5-V electrical characteristics

 $T_A = 25^{\circ}C$, $V_{CC+} = 5$ V, $V_{CC-} = 0$ V, $V_{IC} = 2$ V, $V_O = V_{CC+}/2$, and $R_L > 1$ M Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T _A	MIN	TYP†	MAX	UNIT	
				25°C	<u> </u>	1.5	7		
V _{IO}	Input offset voltage			-40°C to 85°C	<u> </u>		10	mV	
- 10				-40°C to 125°C			11	•	
α_{VIO}	Average temperature coefficient of input offset voltage			25°C		4		μV/°C	
				25°C		2	50		
I _{IB}	Input bias current			-40°C to 85°C			60	nA	
- IDpar				-40°C to 125°C			65		
CMRR	Common-mode rejection ratio	$0 \le V_{IC} \le 4 V$		25°C	50	71		dB	
k _{SVR}	Supply-voltage rejection ratio	$2.7 \text{ V} \le V_{CC+} \le 5 \text{ V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V}$		25°C	50	65		dB	
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	0 to 4	-0.2 to 4.2		V	
				25°C		0.6	40		
I _{IO}	Input offset current			-40°C to 85°C			50	nA	
				-40°C to 125°C			55		
				25°C	V _{CC+} – 0.100	V _{CC+} - 0.0035			
			High level	-40°C to 85°C	V _{CC+} – 0.200				
.,	Output swing	It swing $R_L = 100 \text{ k}\Omega$ to 2.5 V		-40°C to 125°C	V _{CC+} – 0.225			v	
V_{O}	Output swing			25°C		0.090	0.180	V	
			Low level	-40°C to 85°C			0.220]	
			10 7 01	-40°C to 125°C			0.240		
	Output short-circuit	Sourcing, $V_0 = 0 V$		0500	2	17		A	
los	current	Sinking, $V_0 = 5 V$		25°C	20	72		mA	
				25°C		9	12		
		LPV321		-40°C to 85°C			15		
				-40°C to 125°C			40		
				25°C		15	20		
Icc	Supply current	LPV358 (both amplifiers	s)	-40°C to 85°C			24	μΑ	
				-40°C to 125°C			80		
				25°C		28	42		
		LPV324 (all four amplific	ers)	-40°C to 85°C			46		
				-40°C to 125°C			125		
				25°C	15	100			
A_V^{\ddagger}	Large-signal voltage gain	$R_L = 100 \text{ k}\Omega$		–40°C to 85°C	10			V/mV	
				-40°C to 125°C	10				
SR§	Slew rate			25°C		0.1		V/μs	



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] R_L is connected to V_{CC} . The output voltage is 0.5 V ≤ V_O ≤ 4.5 V.

[§] Number specified is the slower of the positive and negative slew rates. Connected as a voltage follower with 3-V step input.

LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005

5-V electrical characteristics

 $T_A=25^{\circ}C,\,V_{CC+}=5$ V, $V_{CC-}=0$ V, $V_{IC}=2$ V, $V_O=V_{CC+}/2,$ and $R_L>1$ $M\Omega$ (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP† MAX	UNIT
GBW	Gain bandwidth product	C _L = 22 pF (see Note 5)	25°C	237	kHz
Φ_{m}	Phase margin	C _L = 22 pF (see Note 5)	25°C	74	deg
	Gain margin	C _L = 22 pF (see Note 5)	25°C	12	dB
V _n	Equivalent input noise voltage	f = 1 kHz	25°C	146	nV/√ Hz
In	Equivalent input noise current	f = 1 kHz	25°C	0.3	pA/√Hz

 † All typical values are at V $_{CC}$ = 5 V, T $_{A}$ = 25°C. NOTE 5: Closed-loop gain = 18 dB, V $_{IC}$ = V $_{CC+}/2$




LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005

Output Voltage Referenced to V+ - V

Figure 3







Output Voltage Referenced to V+ - V


Figure 4


LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005










LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS


SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005



CROSSTALK REJECTION vs **FREQUENCY** 140 130 120 Crosstalk Rejection - dB 110 100 90 80 70 V_{CC+} = 5 V 60 $R_{L} = 100 \text{ k}$ $A_V = 1$ 50 $V_I = 3 V_{PP}$ 40 100 1k 10k 100k Frequency - Hz

Figure 9








Figure 11

Figure 12

LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005






Figure 14




Figure 15




Figure 16

LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS433I - FEBRUARY 2004 - REVISED MARCH 2005

Figure 19




Figure 20

16-Aug-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login
LPV321DBVR	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321DBVRE4	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321DBVRG4	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321DCKR	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321DCKRE4	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321DCKRG4	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321IDBVR	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321IDBVRE4	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321IDBVRG4	NRND	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321IDCKR	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321IDCKRE4	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV321IDCKRG4	NRND	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324D	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324DE4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324DG4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324DR	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324DRE4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



16-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
LPV324DRG4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324ID	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IDE4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IDG4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IDR	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IDRE4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IDRG4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IPW	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IPWE4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IPWG4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IPWR	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IPWRE4	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324IPWRG4	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324PW	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324PWE4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324PWG4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324PWR	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV324PWRE4	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



16-Aug-2012

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
LPV324PWRG4	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358D	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DDUR	NRND	VSSOP	DDU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DDURE4	NRND	VSSOP	DDU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DDURG4	NRND	VSSOP	DDU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DE4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DGKR	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DGKRG4	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DRE4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358DRG4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358ID	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDDUR	NRND	VSSOP	DDU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDDURE4	NRND	VSSOP	DDU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDDURG4	NRND	VSSOP	DDU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDE4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



www.ti.com

PACKAGE OPTION ADDENDUM

16-Aug-2012

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
LPV358IDGKR	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDGKRG4	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDRE4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
LPV358IDRG4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Aug-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LPV321DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LPV321DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LPV321IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LPV321IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LPV324DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LPV324IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LPV324IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LPV324PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LPV358DDUR	VSSOP	DDU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
LPV358DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LPV358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LPV358IDDUR	VSSOP	DDU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
LPV358IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LPV358IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 16-Aug-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LPV321DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LPV321DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LPV321IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LPV321IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LPV324DR	SOIC	D	14	2500	367.0	367.0	38.0
LPV324IDR	SOIC	D	14	2500	367.0	367.0	38.0
LPV324IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LPV324PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LPV358DDUR	VSSOP	DDU	8	3000	202.0	201.0	28.0
LPV358DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LPV358DR	SOIC	D	8	2500	340.5	338.1	20.6
LPV358IDDUR	VSSOP	DDU	8	3000	202.0	201.0	28.0
LPV358IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LPV358IDR	SOIC	D	8	2500	340.5	338.1	20.6

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DDU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



DDU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE UP)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com