- Meets or Exceeds EIA Standard RS-485
- **Designed for High-Speed Multipoint** Transmission on Long Bus Lines in Noisy **Environments**
- Support Data Rates up to and Exceeding Ten Million Transfers Per Second
- Common-Mode Output Voltage Range of -7 V to 12 V
- **Positive- and Negative-Current Limiting**
- Low Power Consumption . . . 1.5 mA Max (Output Disabled)
- **Functionally Interchangeable With SN75172**


description

The SN65LBC172 and SN75LBC172 are monolithic quadruple differential line drivers with 3-state outputs. Both devices are designed to meet the requirements of EIA Standard RS-485. These devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. Each driver features wide positive and negative commonmode output voltage ranges, current limiting, and thermal-shutdown circuitry making it suitable for party-line applications in noisy environments. Both devices are designed using LinBiCMOS™, facilitating ultra-low power consumption and inherent robustness.


Both the SN65LBC172 and SN75LBC172 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. These devices offer optimum performance when used with the SN75LBC173 or SN75LBC175 quadruple line receivers. The SN65LBC172 and SN75LBC172 are available in the 16-pin DIP package (N) and the 20-pin wide-body smalloutline inline-circuit (SOIC) package (DW).

The SN75LBC172 is characterized for operation over the commercial temperature range of 0°C to 70°C. The SN65LBC172 is characterized over the industrial temperature range of -40°C to 85°C.

N PACKAGE (TOP VIEW)



DW PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each driver)

INPUT	ENABLES		OUTI	PUTS
Α	G	G	Υ	Z
Н	Н	Χ	Н	L
L	Н	Χ	L	Н
Н	Х	L	Н	L
L	Х	L	L	Н
X	L	Н	Z	Z

H = high level, L = low level,

X = irrelevantZ = high impedance (off)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated.




logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

logic diagram (positive logic)



schematic diagrams of inputs and outputs



SN65LBC172, SN75LBC172 QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER

SLLS163E - JULY 1993 - REVISED APRIL 2006

absolute maximum ratings†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 7 \
Output voltage range, V _O	
Voltage range at A, \overline{G} , G	
Continuous power dissipation	
Storage temperature range, T _{Stq}	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V	
High-level input voltage, V _{IH}		2			V
Low-level input voltage, V _{IL}			0.8	V	
Voltage of any horse to recipal (concertal), an accessor and all V-	V av 7			12	
Voltage at any bus terminal (separately or common mode), VO	Y or Z			-7	V
High-level output current, I _{OH} Y or Z				-60	mA
Low-level output current, I _{OL} Y or Z				60	mA
Continuous total power dissipation				n Rating	g Table
Junction temperature, T _J				140	°C
Operating free-air temperature, T _A	SN65LBC172	-40		85	°C
Operating nee-all temperature, 1A	SN75LBC172	0		70	C

DISSIPATION RATING TABLE

PACKAGE	THERMAL MODEL	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	Low K [†]	1094 mW	10.4 mW/°C	625 mW	469 mW
DW	High K [‡]	1669 mW	15.9 mW/°C	954 mW	715 mW
N		1150 mW	9.2 mW/°C	736 mW	598 mW

[†] In accordance with the low effective thermal conductivity metric definitions of EIA/JESD 51–3.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature. NOTE 1: All voltage values are with respect to GND.

[‡] In accordance with the high effective thermal conductivity metric definitions of EIA/JESD 51–7.

SN65LBC172, SN75LBC172 QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER

SLLS163E - JULY 1993 - REVISED APRIL 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST (TEST CONDITIONS			MAX	UNIT
VIK	Input clamp voltage	I _I = –18 mA				-1.5	V
		$R_1 = 54 \Omega$	SN65LBC172	1.1	1.8	5	
., .	Differential and and an harm't	See Figure 1 SN75LBC172 1.5	1.8	5			
IVODI	Differential output voltage‡	$R_1 = 60 \Omega$	SN65LBC172	1.1	1.7	5	V
			SN75LBC172	1.5	1.7	5	
$\Delta V_{OD} $	Change in magnitude of common-mode output voltage§	R_L = 54 Ω, See Figure 1				±0.2	V
Voc	Common-mode output voltage					3 - 1	٧
Δ VOC	Change in magnitude of common-mode output voltage§					±0.2	V
IO	Output current with power off	$V_{CC} = 0$,	$V_{CC} = 0$, $V_{O} = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
loz	High-impedance-state output current	V _O = -7 V to 12 V				±100	μΑ
lіН	High-level input current	V _I = 2.4 V	V _I = 2.4 V			-100	μΑ
IIL	Low-level input current	V _I = 0.4 V				-100	μΑ
los	Short-circuit output current	$V_0 = -7 \text{ V to } 1$	12 V			±250	mA
loo	Supply current (all drivers)	No load	Outputs enabled			7	^
ICC	Supply current (all univers)	INO IOAU	Outputs disabled			1.5	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
t _d (OD)	Differential output delay time	D. 54.0	Con Figure 2	2	11	20	
t _t (OD)	Differential output transition time	$R_L = 54 \Omega$,	See Figure 3	10	15	25	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4		20	30	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5		21	30	ns
^t PHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		48	70	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		21	30	ns

[‡] The minimum V_{OD} specification does not fully comply with EIA-485 at operating temperatures below 0°C. The lower output signal should be used to determine the maximum signal-transmission distance.

[§] Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input changes from a high level to a low level.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\rm f} \leq$ 5 ns, $t_{\rm f} \leq$ 5
 - B. C_I includes probe and stray capacitance.


Figure 2. Driver V_{OD} Test Circuit



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\Gamma} \leq$ 5 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns,
 - B. C_L includes probe and stray capacitance.


Figure 3. Driver Differential-Output Test Circuit and Delay and Transition-Time Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\Gamma} \leq$ 5 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns,
 - B. C_L includes probe and stray capacitance.


Figure 4. tpzH and tpHZ Test Circuit and Voltage Waveforms





- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\text{f}} \leq$ 5 ns, $t_{\text{f}} \leq$ 5 ns, t
 - B. C_L includes probe and stray capacitance
 - C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .


Figure 5. tpzL and tpLZ Test Circuit and Waveforms

TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS





THERMAL CHARACTERISTICS - DW PACKAGE

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
handing to embine the construction of the	Low-K board, no air flow		96		
Junction–to–ambient thermal reisistance, θ _{JA} †	High-K board, no air flow		62.9		
Junction-to-board thermal reisistance, θJB	High-K board, no air flow		39.6		°C/W
Junction-to-case thermal reisistance, θ _{JC}			29.1		1
Average power dissipation, P(AVG)	All four channels maximum loading, maximum signaling rate, $R_L = 54~\Omega$, input to D is 10 Mbps 50% duty cycle square wave, $V_{CC} = 5.25~V$, $T_J = 130~^{\circ}C$.			1100	mW
	JEDEC high-K board model	-40		85	
Ambient free-air temperature, T _A	JEDEC high-K board model	-40		64	°C
Thermal shutdown junction temperature, T _{SD}			165		

[†] See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.

SLLS163E - JULY 1993 - REVISED APRIL 2006

THERMAL CHARACTERISTICS OF IC PACKAGES

 Θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 Θ_{JA} is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 Θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. Θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in Θ_{JA} can be measured between these two test cards

 Θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 Θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with Θ_{JB} in 1-dimensional thermal simulation of a package system.

 Θ_{JB} (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure. Θ_{JB} is only defined for the high-k test card.

 Θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 12).




Figure 12. Thermal Resistance




SLLS163E - JULY 1993 - REVISED APRIL 2006

MECHANICAL DATA

DW (R-PDSO-G**)

16 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLLS163E - JULY 1993 - REVISED APRIL 2006

MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)





.com 12-Jan-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LBC172DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC172DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC172N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type
SN65LBC172NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type
SN75LBC172DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC172DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC172DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC172DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC172N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type
SN75LBC172NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265