

DC TO 4-GBPS DUAL 1:2 MULTIPLEXER/REPEATER/EQUALIZER

FEATURES

- Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
- Integration of Two-Serial Port
- Selectable Loopback
- Typical Power Consumption 650 mW
- 30-ps Deterministic Jitter
- On-Chip 100-Ω Receiver and Driver Differential Termination Resistors Eliminate External Components and Reflection from Stubs
- 3.3-V Nominal Power Supply

48-Terminal QFN (Quad Flatpack No-lead)
 7 mm × 7 mm × 1 mm, 0.5-mm Terminal Pitch

APPLICATIONS

- Bidirectional Link Replicator
- Signal Conditioner
- XAUI 802.3ae Protocol Backplane Redundancy
- Host Adapter (Applications With Internal and External Connection to SERDES)
- Signaling Rates DC to 4 Gbps Including XAUI, GbE, FC, HDTV


DESCRIPTION

The SN65LVCP40 is a signal conditioner and data multiplexer optimized for backplanes. Input equalization and programmable output preemphasis support data rates up to 4 Gbps. Common applications are redundancy switching, signal buffering, or performance improvements on legacy backplane hardware.

The SN65LVCP40 combines a pair of 1:2 buffers with a pair of 2:1 multiplexers (mux). Selectable switch-side loopback supports system testing. System interconnects and serial backplane applications of up to 4 Gbps are supported. Each of the two independent channels consists of a transmitter with a fan-out of two, and a receiver with a 2:1 input multiplexer.

The drivers provide four selectable levels of preemphasis to compensate for transmission line losses. The receivers incorporates receive equalization and compensates for input transmission line loss. This minimizes deterministic jitter in the link. The equalization is optimized to compensate for a FR-4 backplane trace with 5-dB, high-frequency loss between 375 MHz and 1.875 MHz. This corresponds to a 24-inch long FR-4 trace with 6-mil trace width.

This device operates from a single 3.3-V supply. The device has integrated $100-\Omega$ line termination and provides self-biasing. The input tolerates most differential signaling levels such as LVDS, LVPECL or CML. The output impedance matches $100-\Omega$ line impedance. The inputs and outputs may be ac coupled for best interconnectivity with other devices such as SERDES I/O or additional XAUI multiplexer buffer. With ac coupling, jitter is the lowest.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

The SN65LVCP40 is packaged in a 7 mm \times 7 mm \times 1 mm QFN (quad flatpack no-lead) lead-free package, and is characterized for operation from 0°C to 85°C.

AVAILABLE OPTIONS

T _A	DESCRIPTION	PACKAGED DEVICE ⁽¹⁾
	DESCRIPTION	RGZ (48 pin)
0°C to 85°C	Serial multiplexer	SN65LVCP40

⁽¹⁾ The package is available taped and reeled. Add an R suffix to device types (e.g., SN65LVCP40RGZR).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				UNIT
V_{CC}	Supply voltage	range ⁽²⁾		–0.5 V to 6 V
	V. I.		Control inputs, all outputs	-0.5 V to (V _{CC} + 0.5 V)
	Voltage range		Receiver inputs	-0.5 V to 4 V
	TCD.	Human Body Model (3)	All pins	4 kV
	ESD	Charged-Device Model (4)	All pins	500 V
	Continuous pow	ver dissipation		See Dissipation Rating Table
	Moisture sensiti	vity level	2	
	Reflow tempera	ture package soldering, 4 second	ds	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS

PACKAGE THERMAL CHARACTERIS	NOM	UNIT	
θ _{JA} (junction-to-ambient)		33.0	°C/W
θ _{JB} (junction-to-board)		20.0	°C/W
θ _{JC} (junction-to-case)	4-layer JEDEC Board (JESD51-7) using eight GND-vias Ø-0.2 on the center pad as shown in the section: Recommended pcb footprint with	23.6	°C/W
PSI-jt (junction-to-top pseudo)	boundary and environment conditions of JEDEC Board (JESD51-2)	0.6	°C/W
PSI-jb (junction-to-board pseudo)	, , , , , , , , , , , , , , , , , , ,	19.4	°C/W
θ_{JP} (junction-to-pad)		5.4	°C/W

⁽¹⁾ See application note SPRA953 for a detailed explanation of thermal parameters (http://www-s.ti.com/sc/psheets/spra953/spra953.pdf).

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT		
dR	Operating data rate				4.0	Gbps		
V _{CC}	Supply voltage		3.135	3.3	3.465	V		
$V_{CC(N)}$	Supply voltage noise amplitude	10 Hz to 2 GHz			20	mV		
T _J	Junction temperature				125	°C		
T _A	Operating free-air temperature (1)		0		85	°C		
DIFFERE	ENTIAL INPUTS							
		dR _(in) ≤ 1.25 Gbps	100		1750	mVpp		
V_{ID}	Receiver peak-to-peak differential input voltage ⁽²⁾	1.25 Gbps < dR _(in) ≤ 2.125 Gbps	100		1560	mVpp		
		dR _(in) > 3.125 Gbps	100		1000	mVpp		
V _{ICM}	Receiver common-mode input voltage	Note: for best jitter performance ac coupling is recommended.	1.5	1.6 ^V	$CC - \frac{ V_{ID} }{2}$	V		
CONTRO	OL INPUTS		1		'			
V_{IH}	High-level input voltage		2.0	,	V _{CC} + 0.3	V		
V_{IL}	Low-level input voltage		-0.3		0.8	V		
DIFFERENTIAL OUTPUTS								
R_L	Differential load resistance		80	100	120	Ω		

⁽¹⁾ Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
DIFFERE	NTIAL INPUTS						
V _{IT+}	Positive going differential input high threshold				50	mV	
V _{IT}	Negative going differential input low threshold		-50			mV	
A _(EQ)	Equalizer gain	From 375 MHz to 1.875 GHz		5		dB	
R _{T(D)}	Termination resistance, differential		80	100	120	Ω	
V_{BB}	Open-circuit Input voltage (input self-bias voltage)	AC-coupled inputs		1.6		V	
R _(BBDC)	Biasing network dc impedance			30		kΩ	
D	Biasing network ac	375 MHz		42		0	
$R_{(BBAC)}$	impedance	1.875 GHz	8.4			Ω	
DIFFERE	NTIAL OUTPUTS						
V _{OH}	High-level output voltage	$R_L = 100 \ \Omega \pm 1\%,$		650		mVpp	
V _{OL}	Low-level output voltage	PRES_1 = PRES_0=0; PREL 1 = PREL 0=0; 4.0 Gbps alternating		-650		mVpp	
V _{ODB(PP)}	Output differential voltage without preemphasis (2)	1010-pattern; Figure 1	1000	1300	1500	mVpp	
V _{OCM}	Output common mode voltage			1.65		V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 6		1		mV	

All typical values are at $T_A = 25^{\circ}C$ and $V_{CC} = 3.3 \text{ V}$ supply unless otherwise noted. They are for reference purposes and are not production tested.

Differential output voltage V_(ODB) is defined as | OUT+ - OUT- |.

Differential input voltage V_{ID} is defined as | IN+ - IN- |.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Output preemphasis voltage		PREx_1:PREx_0 = 00		0		
	ratio,	RL = 100 Ω± 1%;	PREx_1:PREx_0 = 01		3		
$V_{(PE)}$	V _{ODB(PP)}	x = L or S; See Figure 1	PREx_1:PREx_0 = 10		6		dB
	V _{ODPE(PP)}	See rigule r	PREx_1:PREx_0 = 11		9		
t _(PRE)	Preemphasis duration measurement	Output preemphasis is set to 9 dB during test PREx_x = 1; Measured with a 100-MHz clock signal; $R_L = 100 \ \Omega, \pm 1\%$, See Figure 2			175		ps
r _o	Output resistance	Differential on-chip termination between OUT+ and OUT-			100		Ω
CONTRO	OL INPUTS					<u> </u>	
I _{IH}	High-level Input current	VIN = VCC				5	μΑ
I _{IL}	Low-level Input currentn	VIN = GND			90	125	μA
R _(PU)	Pullup resistance				35		kΩ
	CONSUMPTION						
P_{D}	Device power dissipation	All outputs terminated 100 Ω			650	880	mW
I _{CC}	Device current consumption	All outputs terminated 100 Ω	PRBS 2 ⁷⁻¹ pattern at 4 Gbps			254	mA

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
MULTIF	PLEXER					
t _(SM)	Multiplexer switch time	Multiplexer or loopback control to valid output		3	6	ns
DIFFER	RENTIAL OUTPUTS					
t _{PLH}	Low-to-high propagation delay	Propagation delay input to output		0.5	1	ns
t _{PHL}	High-to-low propagation delay	See Figure 4		0.5	1	ns
t _r	Rise time	20% to 80% of V _{O(DB)} ; Test Pattern: 100-MHz clock signal; See Figure 3 and Figure 7		80		ps
t _f	Fall time	See Figure 3 and Figure 7		80		ps
t _{sk(p)}	Pulse skew, t _{PHL} - t _{PLH} (2)				20	ps
t _{sk(o)}	Output skew ⁽³⁾	All outputs terminated with 100 Ω		25	200	ps
t _{sk(pp)}	Part-to-part skew ⁽⁴⁾				500	ps
RJ	Device random jitter, rms	See Figure 7for test circuit. BERT setting 10 ⁻¹⁵ Alternating 10-pattern.		0.8	2	ps-rms

- (1) All typical values are at 25°C and with 3.3 V supply unless otherwise noted.
 (2) t_{sk(p)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.
 (3) t_{sk(o)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any two outputs of a single device.
 (4) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



PARAMETER		ETER TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
	Intrinsic deterministic device jitter ⁽⁵⁾⁽⁶⁾ , peak-to-peak	0 dB preemphasis (PREx_x = 0); See Figure 7 for the test circuit.	PRBS 2 ⁷⁻¹ pattern	4 Gbps			30	ps
DJ	Absolute deterministic output jitter ⁽⁷⁾ , peak-to-peak	0 dB preemphasis (PREx_x = 0); See Figure 7 for the test circuit.	PRBS 2 ⁷⁻¹ pattern	1.25 Gbps Over 20-inch FR4 trace		7		
				4 Gbps Over FR4 trace 2-inch to 20 inches long		20		ps

- (5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation $(DJ_{(OUT)}^- DJ_{(IN)}^- DJ_{(IN)}^-)$, where $DJ_{(OUT)}^-$ is the total peak-to-peak deterministic jitter measured at the output of the device in pspp. $DJ_{(IN)}^-$ is the peak-to-peak deterministic jitter of the pattern generator driving the device.
- peak-to-peak deterministic jitter of the pattern generator driving the device.

 (6) The SN65LVCP40 built-in passive input equalizer compensates for ISI. For a 20-inch FR4 transmission line with 8-mil trace width, the LVCP40 typically reduces jitter by 60 ps from the device input to the device output.
- (7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP40 output. The value is a real measured value with a Bit error tester as described in Figure 7. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link: DJ_(absolute) = DJ_(Signal generator) + DJ_(transmission line) + DJ_{(intrinsic(LVCP40))}.

PIN ASSIGNMENTS







Table 1. Signal Descriptions


SIGNAL	SIGNAL PIN(S) TYPE SIGNAL TYPE DESCRIPTION									
LINE SIDE H	` '		5.0.0.111	5200.01 HON						
LI_0P LI_0N	6 7	I (w/ 50-Ω termination to VBB)	PECL/CML compatible	Differential input, port_0 line side						
LI_1P LI_1N	30 31	I (w/ 50- Ω termination to VBB)	PECL/CML compatible	Differential input, port_1 line side						
LO_0P LO_0N	33 34	0	VML ⁽¹⁾	Differential output, port_0 line side						
LO_1P LO_1N	9 10	0	VML ⁽¹⁾	Differential output, port_1 line side						
SWITCH SIE	E HIGH-SF	PEED I/O								
SIA_0P SIA_0N	40 39	I (w/ 50- Ω termination to VBB)	CML/PECL compatible	Differential input, mux_0 switch_A_side						
SIB_0P SIB_0N	43 42	I (w/ 50- Ω termination to VBB)	CML/PECL compatible	Differential input, mux_0 switch_B_side						
SIA_1P SIA_1N	16 15	I (w/ 50- Ω termination to VBB)	CML/PECL compatible	Differential input, mux_1 switch_A_side						
SIB_1P SIB_1N	19 18	I (w/ 50-Ω termination to VBB)	CML/PECL compatible	Differential input, mux_1 switch_B_side						
SOA_0P SOA_0N	46 45	0	VML ⁽¹⁾	Differential output, mux_0 switch_A_side						
SOB_0P SOB_0N	4 3	0	VML ⁽¹⁾	Differential output, mux_0 switch_B_side						
SOA_1P SOA_1N	22 21	0	VML ⁽¹⁾	Differential output, mux_1 switch_A_side						
SOB_1P SOB_1N	28 27	0	VML ⁽¹⁾	Differential output, mux_1 switch_B_side						
CONTROL S	IGNALS									
PREL_0 PREL_1	12 1	I (w/ 35-kΩ pullup)	LVTTL	Output preemphasis control, line side port_0 and port_1. Has internal pull-up. See Preemphasis Controls PREL_0 , PREL_1 , PRES_0 and PRES for function definition.						
PRES_0 PRES_1	36 25	I (w/ 35-kΩ pullup)	LVTTL	Output preemphasis control, switch side port_0 and port_1. See Preemphasis Controls PREL_0, PREL_1, PRES_0 and PRES for function definition.						
LB0A LB0B	47 48	I (w/ 35-kΩ pullup)	LVTTL	Loopback control for mux_0 switch side. See Loopback Controls LB0A, LB0B, LB1A and LB1B for function definition.n						
LB1A LB1B	23 24	I (w/ 35-kΩ pullup)	LVTTL	Loopback control for mux_1 switch side. See Loopback Controls LB0A, LB0B, LB1A and LB1B for function definition.n						
MUX_S0 MUX_S1	37 13	I (w/ 35-kΩ pullup)	LVTTL	Port A and B multiplex control of mux_0 and mux_1. See Multiplex Controls MUX_S0 and MUX_S1 for function definition.						
REXT	26		N/A	No connect. This pin is unused and can be left open or tied to GND with any resistor.						
POWER SUI	PPLY									
VCC	2, 8, 14, 20, 29, 35	PWR		Power supply 3.3 V ±5%						
GND	5, 11, 17, 32, 41	PWR		Power supply return						
GND Center Pad		PWR		The ground center pad is the metal contact at the bottom of the 48-pin package. It must be connected to the GND plane. At least 4 vias are recommended to minimize inductance and provide a solid ground. See the package drawing for the via placement.						

⁽¹⁾ VML stands for Voltage Mode logic; VML provides a differential output impedance of $100-\Omega$. VML offers the benefits of CML and consumes less power.



FUNCTIONAL BLOCK DIAGRAM





Note:

V_{BB}: Receiver input internal biasing voltage (allows ac coupling)

EQ: Input Equalizer (compensates for frequency dependent

transmission line loss of backplanes)

R_T: Internal 50-Ohm receiver termination (100-Ohm differential)

Preemphasis: Output precompensation for transmission line losses



FUNCTIONAL DEFINITIONS

Table 2. Multiplex Controls MUX_S0 and MUX_S1

MUX_Sn ⁽¹⁾	MUX FUNCTION
0	MUX_n select input B
1	MUX_n select input A

(1) n = 0 or 1

Table 3. Loopback Controls LB0A, LB0B, LB1A and LB1B

LBnx ⁽¹⁾ LOOPBACK FUNCTION				
0	Enable loopback of six input to SOx output			
1	Disable loopback of six input to SOx output			

(1) n = 0 or 1, x = A or B

Table 4. Multiplexer and Loopback Controls

INPUTS / OUTPUTS	SOA_0	SOB_0	SOA_1	SOB_1	LO_0	LO_1
SIA_0	LB0A = 1	x	х	х	MUX_S0 = 1	х
SIB_0	х	LB0B = 1	х	х	$MUX_S0 = 0$	х
SIA_1	х	x	LB1A = 1	х	х	MUX_S1 = 1
SIB_1	x	х	x	LB1B =1	x	MUX_S1 =01
LI_0	LB0A = 0	LB0B = 0	х	х	х	х
LI_1	x	х	LB1A = 0	LB1B = 0	x	х

Table 5. Preemphasis Controls PREL_0, PREL_1, PRES_0, and PRES_1

PREx_1 ⁽¹⁾	PREx_0 ⁽¹⁾	OUTPUT PREEMPHASIS LEVEL IN dB	OUTPUT LEVEL IN mVpp		TYPICAL FR4
			DEEMPHASIZED	PREEMPHASIZED	TRACE LENGTH
0	0	0 dB	1200	1200	10 inches of FR4 trace
0	1	3 dB	850	1200	20 inches of FR4 trace
1	0	6 dB	600	1200	30 inches of FR4 trace
1	1	9 dB	425	1200	40 inches of FR4 trace

(1) x = L or S

Preemphasis is the primary signal conditioning mechanism. See Figure 1 and Figure 2 for further definition.

Equalization is secondary signal conditioning mechanism. The input stage provides 5-dB of fixed equalization gain from 375 MHz to 1.875 GHz (optimized for 3.75-Gbps 8B10B coded data).



PARAMETER MEASUREMENT INFORMATION




Figure 1. Preemphasis and Output Voltage Waveforms and Definitions




Figure 2. $t_{(PRE)}$ Preemphasis Duration Measurement






Figure 3. Driver Output Transition Time




Figure 4. Propagation Delay Input to Output



CIRCUIT DIAGRAMS





Figure 5. Equivalent Input Circuit Design

JITTER TEST CIRCUIT




NOTE: For the Jitter Test, the preemphasis level of the output is set to 0 dB (PREx_x=0)

Figure 7. AC Test Circuit – Jitter and Output Rise Time Test Circuit

The SN65LVCP40 input equalizer provides 5-dB frequency gain to compensate for frequency loss of a shorter backplane transmission line. For characterization purposes, a 24-inch FR-4 coupled transmission line is used in place of the backplane trace. The 24-inch trace provides roughly 5 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the characteristics of a short backplane trace. The loss tangent of the FR4 in the test board is 0.018 with an effective $\epsilon(r)$ of 3.1.



TYPICAL DEVICE BEHAVIOR






Figure 9. Preemphasis Signal Shape

NOTE: 30 Inch Input Trace, dR = 4 Gbps; 2⁷⁻¹ PRBS

Figure 8. Data Input and Output Pattern




Figure 10. Data Output Pattern



TYPICAL CHARACTERISTICS

DETERMINISTIC OUTPUT JITTER VS DATA RATE




Figure 11.

DETERMINISTIC OUTPUT JITTER vs DIFFERENTIAL INPUT AMPLITUDE




Figure 12.

DETERMINISTIC OUTPUT JITTER vs DIFFERENTIAL INPUT AMPLITUDE




Figure 13.

DETERMINISTIC OUTPUT JITTER VS INPUT TRACE LENGTH




Figure 14.

RANDOM OUTPUT JITTER vs DATA RATE




Figure 15.

RANDOM OUTPUT JITTER VS DIFFERENTIAL INPUT SWING




Figure 16.

RANDOM OUTPUT JITTER vs INPUT TRACE LENGTH




Figure 17.

TOTAL OUTPUT JITTER vs POWER SUPPLY NOISE




Figure 18.

DJ/RJ OUTPUT JITTER vs COMMON-MODE INPUT VOLTAGE




Figure 19.



TYPICAL CHARACTERISTICS (continued)




Figure 20.




Figure 21.




Figure 22.

RECEIVER INPUT RETURN LOSS




Figure 23.



APPLICATION INFORMATION

BANDWIDTH REQUIREMENTS

Error free transmission of data over a transmission line has specific bandwidth demands. It is helpful to analyze the frequency spectrum of the transmit data first. For an 8B10B coded data stream at 3.75 Gbps of random data, the highest bit transition density occurs with a 1010 pattern (1.875 GHz). The least transition density in 8B10B allows for five consecutive ones or zeros. Hence, the lowest frequency of interest is 1.875 GHz/5 = 375 MHz. Real data signals consist of higher frequency components than sine waves due to the fast rise time. The faster the rise time, the more bandwidth becomes required. For 80-ps rise time, the highest important frequency component is at least $0.6/(\pi \times 80 \text{ ps}) = 2.4 \text{ GHz}$. Figure 24shows the Fourier transformation of the 375-MHz and 1.875-GHz trapezoidal signal.




Figure 24. Approximate Frequency Spectrum of the Transmit Output Signal With 80 ps Rise Time

The spectrum analysis of the data signal suggests building a backplane with little frequency attenuation up to 2 GHz. Practically, this is achievable only with expensive, specialized PCB material. To support material like FR4, a compensation technique is necessary to compensate for backplane imperfections.

EXPLANATION OF EQUALIZATION

Backplane designs differ widely in size, layer stack-up, and connector placement. In addition, the performance is impacted by trace architecture (trace width, coupling method) and isolation from adjacent signals. Common to most commercial backplanes is the use of FR4 as board material and its related high-frequency signal attenuation. Within a backplane, the shortest to longest trace lengths differ substantially – often ranging from 8 inches up to 40 inches. Increased loss is associated with longer signal traces. In addition, the backplane connector often contributes a good amount of signal attenuation. As a result, the frequency signal attenuation for a 300-MHz signal might range from 1 dB to 4 dB while the corresponding attenuation for a 2-GHz signal might span 6 dB to 24 dB. This frequency dependent loss causes distortion jitter on the transmitted signal. Each LVCP40 receiver input incorporates an equalizer and compensates for such frequency loss. The SN65LVCP40 equalizer provides 5 dB of frequency gain between 375 MHz and 1.875 GHz, compensating roughly for 20 inches of FR4 material with 8-mil trace width. Distortion jitter improvement is substantial, often providing more than 30-ps jitter reduction. The 5-dB compensation is sufficient for most short backplane traces. For longer trace lengths, it is recommended to enable transmit preemphasis in addition.

SETTING THE PREEMPHASIS LEVEL

The receive equalization compensates for ISI. This reduces jitter and opens the data eye. In order to find the best preemphasis setting for each link, calibration of every link is recommended. Assuming each link consists of a transmitter (with adjustable pre-emphasis such as LVCP40) and the LVCP40 receiver, the following steps are necessary:

- 1. Set the transmitter and receiver to 0-dB preemphasis; record the data eye on the LVCP40 receiver output.
- 2. Increase the transmitter preemphasis until the data eye on the LVCP40 receiver output looks the cleanest.

4204101/D 02/04

RGZ (S-PQFP-N48) PLASTIC QUAD FLATPACK 7,15 6,85 PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 **→** 0,20 REF. SEATING PLANE 0,08 0,05 0,00 5,25 MAX SQ.-48X $\frac{0,50}{0,30}$ 0,50 EXPOSED THERMAL DIE PAD (SEE NOTE D) 37 → 25 48X 0,30 0,18 ⊕ 0,10 ₪ 36

- NOTES: A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. Falls within JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Data Converters DSP Interface Logic Power Mgmt	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated