SCES094C - FEBRUARY 1997 - REVISED JUNE 1999

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Sub-Micron Process**
- A-Port Outputs Have Equivalent 50- Ω **Series Resistors and B-Port Outputs Have** Equivalent 20- Ω Series Resistors, So No **External Resistors Are Required**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown** Resistors
- Packaged in Thin Very Small-Outline **Package**

NOTE: For order entry:

The DBB package is abbreviated to G.

For tape and reel:


The DBBR package is abbreviated to GR.

description

The SN74ALVCHG162282 is an 18-bit to 36-bit registered bus exchanger. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V_{CC} operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (SEL) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output-enable (\overline{OE}) and direction-control (DIR) input. DIR is registered to synchronize the bus direction changes with the clock.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.



SCES094C - FEBRUARY 1997 - REVISED JUNE 1999

description (continued)

The A-port N-channel output transistors are sized at 450 µm and the P-channel output transistors are sized at 700 μ m. All A-port outputs have equivalent 50- Ω series resistors. The B-port N-channel output transistors are sized at 225 μm, and the P-channel output transistors are sized at 560 μm. All B-port outputs have equivalent 20- Ω series resistors.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The switching characteristics are based on 25-pF (A port) and 80-pF (B port) loads, but are tested with the standard 50-pF load.

The SN74ALVCHG162282 is characterized for operation from 0°C to 70°C.

Function Tables

A-TO-B STORAGE $(\overline{OE} = L, DIR = H)$

INPUTS			OUTPUTS		
SEL	CLK	Α	1B	2B	
Н	Х	Χ	1B ₀ †	2B ₀ †	
L	\uparrow	L	L‡	L	
L	\uparrow	Н	н‡	Н	

[†] Output level before indicated steady-state input conditions established

B-TO-A STORAGE $(\overline{OE} = L, DIR = L)$

	INPUTS				
CLK	SEL	1B	2B	Α	
1	Н	Х	L	L§	
1	Н	Χ	Н	Н§	
1	L	L	X	L	
1	L	Н	Χ	Н	

[§] Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.


OUTPUT ENABLE

INPUTS			OUTPUTS		
CLK	OE	DIR	Α	1B, 2B	
1	Н	Χ	Z	Z	
1	L	Н	Z	Active	
1	L	L	Active	Z	



[‡] Two CLK edges are needed to propagate the data.

logic diagram (positive logic)



SCES094C - FEBRUARY 1997 - REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	0.5 V to V _{CC} + 0.5 V
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Package thermal impedance, θ_{JA} (see Note 3)	
Storage temperature range, T _{sta}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

				MAX	UNIT
Vcc	Supply voltage		3	3.6	V
VIH	High-level input voltage V _{CC} = 3 V		2		V
V _{IL}	Low-level input voltage V _{CC} = 3 V	√ to 3.6 V		0.8	V
٧ı	V _I Input voltage			VCC	V
VO	V _O Output voltage			Vcc	V
lou	High-level output current A to B VCC = 3 \(\)	/		8	mA
Іон	B to A VCC = 3 V	/		6	IIIA
lo	Low-level output current A to B $V_{CC} = 3$	/			mA
lOL	B to A V _{CC} = 3 V			6	IIIA
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	T _A Operating free-air temperature			70	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES094C - FEBRUARY 1997 - REVISED JUNE 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	R TEST CONDITIONS V _{CC} MIN TYP [†] MA		PT MAX	UNIT	
		$I_{OH} = -100 \mu A$	3 V to 3.6 V	V _{CC} -0.2		
Vон	A to B	$I_{OH} = -8 \text{ mA}$	3 V	2		V
	B to A	$I_{OH} = -6 \text{ mA}$	3 V	2		
		$I_{OL} = 100 \mu\text{A}$	3 V to 3.6 V		0.2	
VOL	A to B	$I_{OL} = 8 \text{ mA}$	3 V		0.8	V
	B to A	$I_{OL} = 6 \text{ mA}$	3 V		0.8	
Ц		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
		V _I = 0.8 V	3 V	75		
I _I (hold)		V _I = 2 V	3 V	- 75		μΑ
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V		±500	
loz§		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
∆lcc		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4	pF
Cio	A or B ports	$V_O = V_{CC}$ or GND	3.3 V	8	3.5	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MIN MAX	
fclock	Clock frequency			160	MHz
t _W	Pulse duration, CLK high or low		2.3		ns
		A data before CLK↑	1.5		ns
	Cating time high calcul	B data before CLK↑	2		
t _{su}	Setup time, high or low	DIR before CLK↑	2		
		SEL before CLK↑	2		
		A data after CLK↑	0.3		
_	Hold time high on law	B data after CLK↑	0.3	0.3	
t _h	Hold time, high or low □ DIR after CLK↑	0.3		ns	
		SEL after CLK↑	0.3		

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] For I/O ports, the parameter IOZ includes the input leakage current.


SCES094C - FEBRUARY 1997 - REVISED JUNE 1999

switching characteristics over recommended operating free-air temperature range, $C_L = 25 \text{ pF}$ (A port), 80 pF (B port) (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(NAPOT)	(0017-01)	MIN	MAX	
f _{max}			160		MHz
	CLK	А	1.5	5	
t _{pd}	CLN	В	1.5	7.4	ns
	CLK	A	1.5	6.3	ns
	CLK	В	1.5	9.4	
t _{en}	ŌĒ	A	1.5	6	
		В	1.5	9.5	
	CLK	А	1.5	6.4	
^t dis	CLK -	В	1.5	7.8	
		А	1.5	5	ns
	ŌĒ	В	1.5	7.6	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.

S1 at GND

(see Note B)

D. The output is measured with one input transition per measurement.

1.5 V

VOL

E. tpLz and tpHz are the same as tdis.

1.5 V

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- 0 V

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated