
FEATURES

- Member of the Texas Instruments Widebus™
 Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC™ (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I $_{OH}$ and I $_{OL}$ of \pm 24 mA at 2.5-V V $_{CC}$

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

DESCRIPTION

A Dynamic Output Control (DOCTM) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*TM) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 12-bit to 24-bit registered bus exchanger is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16269 is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, DOC are trademarks of Texas Instruments.



DESCRIPTION (CONTINUED)

The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (\overline{OEA} , $\overline{OEB1}$, $\overline{OEB2}$).

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16269 is characterized for operation from -40°C to 85°C.

TERMINAL ASSIGNMENTS

DGG OR DGV PACKAGE (TOP VIEW)

				•
OEA [1	\cup	56	OEB2
	2			CLKENA2
2B3				2B4
GND [4			GND
2B2 [5		52] 2B5
2B1 [6		51	2B6
V _{CC} [50	$]$ v_{cc}
A1 [2B7
A2 [2B8
A3 [2B9
GND [GND
A4 🏻				2B10
A5 [2B11
A6 🗌				2B12
A7 [42] 1B12
A8 🛚			41	
A9 [40]1B10
GND [GND
A10 🛚			38] 1B9
A11 🛚	20		37] 1B8
A12	21] 1B7
V _{CC}	22		35	$]_{V_{CC}}$
1B1 🛚	23		34] 1B6
1B2 🛚	24		33] 1B5
GND [25		32	GND
1B3 [26		31] 1B4
NC [27		30	CLKENA1
SEL [28		29	CLK

NC - No internal connection



FUNCTION TABLES

OUTPUT ENABLE

	INPUTS	OUTPUTS				
CLK	K OEA OEB		Α	1B, 2B		
1	Н	Н	Z	Z		
\uparrow	Н	L	Z	Active		
\uparrow	L	Н	Active	Z		
\uparrow	L	L	Active	Active		

A-TO-B STORAGE (OEB = L)

	INPUTS			OUTPUTS			
CLKENA1	CLKENA2	CLK	Α	1B	2B		
Н	Н	Х	Х	1B ₀ ⁽¹⁾	2B ₀ ⁽¹⁾		
L	X	\uparrow	L	L	Χ		
L	X	\uparrow	Н	Н	Χ		
X	L	\uparrow	L	X	L		
X	L	\uparrow	Н	X	Н		


(1) Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE $(\overline{OEA} = L)$

	INP	OUTPUT		
CLK	SEL	1B	2B	Α
Х	Н	Х	Х	A ₀ ⁽¹⁾
Х	L	Χ	Χ	A ₀ ⁽¹⁾ A ₀ ⁽¹⁾
1	Н	L	Χ	L
1	Н	Н	Χ	Н
1	L	Χ	L	L
1	L	Χ	Н	Н

(1) Output level before the indicated steady-state input conditions were established







SN74AVC16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES152G-DECEMBER 1998-REVISED MAY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any input/output when the output is in the high-impedance or powe	r-off state ⁽²⁾	-0.5	4.6	V
Vo	Voltage range applied to any input/output when the	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current V _I < 0			-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND			±100	mA
0	Decline the second increased as a (4)	DGG package		64	°C/W
θ_{JA}	Package thermal impedance (4)	DGV package		48	· C/VV
T _{stg}	Storage temperature range	orage temperature range			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51.

SN74AVC16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS





Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT			
V	Supply voltage	Operating	1.4	3.6	V			
V_{CC}	Supply voltage	Data retention only	1.2		V			
		V _{CC} = 1.2 V	V _{CC}					
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V _{CC}					
V_{IH}	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7					
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2					
		V _{CC} = 1.2 V		GND				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$				
V_{IL}	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$						
		V _{CC} = 3 V to 3.6 V		0.8				
V_{I}	Input voltage		0	3.6	V			
V	Output valtage	Active state	0	V_{CC}	V			
Vo	Output voltage	3-state	0	3.6	V			
		V _{CC} = 1.4 V to 1.6 V		-2				
	Static high-level output current (2)	V _{CC} = 1.65 V to 1.95 V		-4	A			
I _{OHS}	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA			
		V _{CC} = 3 V to 3.6 V		-12				
		V _{CC} = 1.4 V to 1.6 V		2				
	Static low-level output current ⁽²⁾	V _{CC} = 1.65 V to 1.95 V		4	A			
I _{OLS}	Static low-level output current.	V _{CC} = 2.3 V to 2.7 V		8	mA			
		V _{CC} = 3 V to 3.6 V		12				
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

 ⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 (2) Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 3.3-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
		$I_{OHS} = -100 \mu A$		1.4 V to 3.6 V	V _{CC} - 0.2				
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
V_{OH}		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
$\begin{array}{c c} \textbf{PARAMETER} \\ \\ V_{OH} \\ \\ \hline \\ V_{OL} \\ \\ \hline \\ I_{I} & \textbf{Control inputs} \\ \hline \\ I_{off} & \\ \hline \\ I_{OZ}^{(2)} \\ \hline \\ I_{CC} \\ \hline \\ C_{i} & \textbf{Control inputs} \\ \end{array}$	$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75					
		$I_{OHS} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.3				
		$I_{OLS} = 100 \mu A$		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 \ V$	1.4 V			0.4		
V_{OL}		$I_{OLS} = 4 \text{ mA},$	$V_{IL} = 0.57 \ V$	1.65 V			0.45	V	
		$I_{OLS} = 8 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA},$	$V_{IL} = 0.8 V$	3 V			0.7		
I_{\parallel}	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
$I_{\rm off}$		V_I or $V_O = 3.6 \text{ V}$		0			±10	μΑ	
$I_{OZ}^{(2)}$		$V_O = V_{CC}$ or GND		3.6 V			±12.5	μΑ	
I _{CC}		$V_I = V_{CC}$ or GND,	$I_O = 0$	3.6 V			40	μΑ	
C	Control inputs	V = V or GND		2.5 V		3.5		pF	
O _i	Control Inputs	$V_I = V_{CC}$ or GND		3.3 V	3.5			þΓ	
C	A or P porto	V – V or CND		2.5 V	8			nE	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5		pF	

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

			V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = ± 0.1		V _{CC} = ± 0.		V _{CC} = ± 0.		UNIT
			TYP	MIN MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	f _{clock} Clock frequency					75		125		175	MHz
t _w	Pulse durati	on, CLK high or low			5.8		5		3.5		ns
		A data before CLK↑	4.7	3.9	2.6		2.1		1.9		
	Setup time	B data before CLK↑	6.2	4.3	3		2.1		1.9		ns
t _{su}		SEL before CLK↑	4.5	3.4	2.2		1.6		1.3		
su		CLKENA1 or CLKENA2 before CLK↑	0.9	0.9	1		1.1		1.1		
		OE before CLK↑	5.4	5.3	2		1.6		1.1		
		A data after CLK↑	1.9	2	1.2		1.1		1		
		B data after CLK↑	0.4	1.3	0.5		0.6		0.7		
t _h	Hold time	SEL after CLK↑	1	1	0.4		0.3		0.4		ns
Yn	riola timo	CLKENA1 or CLKENA2 after CLK↑	2.6	2.2	1.4		1.1		1	_	_ ns
		OE after CLK↑	0.4	0.4	0.4		0.5		0.3		

Typical values are measured at $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameter I_{OZ} includes the input leakage current.

SN74AVC16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS





Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = 1 ± 0.1	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}						75		125		175		MHz
	CLK	В	13.5	3	9.5	2.5	6.7	1.6	4	1.1	3	ns
t _{pd}	CLK	Α	11.6	2.6	7.4	2.2	5.8	1.5	3.5	1	2.7	113
	CLK	В	16	3.5	12	2.4	8.5	2.1	4.8	1.5	3.8	20
t _{en}		Α	14.2	3.2	9.3	2	6.7	2	4.4	1.4	3.4	ns
	01.14	В	16	4.9	12.3	3.3	8.5	1.9	4.8	1.3	3.7	
t _{dis}	CLK	Α	11.9	3	8.7	2.1	6.7	1.8	3.6	1.7	3.4	ns

Switching Characteristics⁽¹⁾

 $T_A = 0$ °C to 85°C, $C_L = 0$ pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.1	UNIT		
	(IIAFO1)	(001701)	MIN	MAX		
t _{pd}	CLK	В	1.4	2.4		
	CLK	А	1.2	2.1	ns	

⁽¹⁾ Texas Instruments SPICE simulation data

Operating Characteristics


 $T_A = 25^{\circ}C$

PARAMETER			TEST	CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	C - 0	f _ 10 M⊔-	133	145	168	pF
C _{pd}	C _{pd} capacitance	Outputs disabled	$C_L = 0$,	f = 10 MHz	102	109	124	pΓ





PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 \text{ V}$ AND 1.5 V \pm 0.1 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V ± 0.2 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C₁ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 5. Load Circuit and Voltage Waveforms





27-Sep-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AVC16269DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVC16269DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVC16269DGVRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVC16269DGVRG4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC16269DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC16269DGVR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16269DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74AVC16269DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16269DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74AVC16269DGVR	TVSOP	DGV	56	2000	346.0	346.0	41.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated