13 BIASV

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Outputs Are Precharged by Bias Voltage to Minimize Signal Distortion During Live Insertion

## description

The SN74CBT6800A provides ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows bidirectional connections to be made while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

#### (TOP VIEW) 24 🛮 V<sub>CC</sub> ON 23 B1 Α1 22 B2 Α2 аз Г 21 N B3 Α4 20 ∏ B4 Α5 19**∏** B5 18**∏** B6 Α6 17 B7 A7 Α8 16 B8 15 B9 Α9 10 14 B10 A10

**GND** 

DB, DBQ, DGV, DW, OR PW PACKAGE

The SN74CBT6800A is organized as one 10-bit switch with a single enable  $(\overline{ON})$  input. When  $\overline{ON}$  is low, the switch is on, and port A is connected to port B. When  $\overline{ON}$  is high, the switch between port A and port B is open. When  $\overline{ON}$  is high or  $V_{CC}$  is 0 V, B port is precharged to BIASV through the equivalent of a 10-k $\Omega$  resistor.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		PACKAGET ORDERABLE PART NUMBER		TOP-SIDE MARKING
-40°C to 85°C	SOIC - DW	Tube	SN74CBT6800ADW	CBT6800A	
	301C - DW	Tape and reel	SN74CBT6800ADWR	CB10000A	
	SSOP – DB	Tape and reel	SN74CBT6800ADBR	CT6800A	
	SSOP (QSOP) – DBQ	Tape and reel	SN74CBT6800ADBQR	CBT6800A	
	TSSOP – PW	Tape and reel	SN74CBT6800APWR	CT6800A	
	TVSOP – DGV	Tape and reel	SN74CBT6800ADGVR	CT6800A	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**


INPUT ON	FUNCTION
L	A port = B port
Н	A port = Z B port = BIASV



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		
Bias voltage range, BIASV		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DB package	63°C/W
	DBQ package	61°C/W
	DGV package	86°C/W
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, T <sub>stg</sub>	. •	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
BIASV	Supply voltage	1.3	VCC	V
V <sub>IH</sub>	High-level control input voltage	2		V
V <sub>IL</sub>	Low-level control input voltage		8.0	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2	V
II		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$				±5	μΑ
Io		$V_{CC} = 4.5 \text{ V},$	BIASV = 2.4 V,	V <sub>O</sub> = 0	0.25			mA
Icc		V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			50	μΑ
Δlcc <sup>‡</sup>	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				3.5		pF
C <sub>o(OFF)</sub>		$V_0 = 3 \text{ V or } 0,$	Switch off			4.5		pF
r <sub>on</sub> §		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		11	20	
			V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA		3	7	Ω
		V <sub>CC</sub> = 4.5 V		I <sub>I</sub> = 30 mA		3	7	
			$V_{I} = 2.4 V,$	I <sub>I</sub> = 15 mA		6	15	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C.

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	TEST FROM (INPUT)	_	TO (OUTPUT)	V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
		(INFOT)		MIN MA	AX	MIN	MAX	
t <sub>pd</sub> ¶		A or B	B or A	0.	.35		0.25	ns
<sup>t</sup> PZH	BIASV = GND	ŌN	A or B		6	2	5.1	20
<sup>t</sup> PZL	BIASV = 3 V		AUIB		6	2	5.6	ns
<sup>t</sup> PHZ	BIASV = GND	ŌN	A or B	į	5.5	1	5	20
t <sub>PLZ</sub>	BIASV = 3 V		AOIB	į	5.5	2	5.9	ns


The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

<sup>§</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265