OEAB

LEAB [

А1 🛮 з

A2 Π_4

6

П8 A4

9

10

11

12

13

14

16

17

18

19

20

21

22

23

24

25

26

27

29

30

31

32

GND [] 5

АЗ [

А5 Г

А6 П

GND [

A7

Α8

А9 Г 15

GND

 V_{CC}

A10

GND

A11

GND

GND

A15

 V_{CC}

A16

ERC Γ 28

A17

A18

OEBA

LEBA

A12 [

A13

А14 Г

 V_{CC}

DGG PACKAGE (TOP VIEW)

SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

64 CEAB

63 CLKAB

62 N B1

61 ¶ B2

59**∏** B3

57 **∏** B4

56∏ B5

54 B6

53 B7

52**∏** B8

50 **∏** B9

49 VCC

48 🛮 B10

47 I GND

46**∏** B11

45 | B12

44 ∏ GND

43 **∏** B13

42 B14

41 | GND

40**∏** B15

39 🛮 V_{REF}

38**∏** B16

37 | GND

36 B17

35**∏** B18

34 CLKBA

33 CEBA

51 GND

55 ∏ GND

60 ∏ GND

58 BIAS V_{CC}

- Member of the Texas Instruments' Widebus™ Family
- **UBT™** Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes**
- **OEC™** Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- **Bidirectional Interface Between GTLP** Signal Levels and LVTTL Logic Levels
- **LVTTL Interfaces Are 5-V Tolerant**
- **High-Drive GTLP Outputs (100 mA)**
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input **Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal** Integrity in Distributed Loads
- I_{off} , Power-Up 3-State, and BIAS V_{CC} **Support Live Insertion**
- **Bus Hold on A-Port Data Inputs**
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

The SN74GTLPH1612 is a high-drive, 18-bit UBT™ transceiver that provides LVTTL-to-GTLP

and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, or clock-enabled modes of data transfer. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

GTLP is the Texas Instruments (TI™) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1612 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) or GTLP $(V_{TT} = 1.5 \text{ V and } V_{REF} = 1 \text{ V}) \text{ signal levels.}$




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI, TI-OPC, UBT, and Widebus are trademarks of Texas Instruments.







SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

description (continued)

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control ($\overline{\text{ERC}}$). Changing the $\overline{\text{ERC}}$ input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry is provided to hold unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLPH1612DGGR	GTLPH1612

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

functional description

The SN74GTLPH1612 is a high-drive (100 mA), 18-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

Table 1. SN74GTLPH1612 UBT Transceiver Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT				
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863				
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825				
Latched transceiver	'543			'16543	'16472				
Latch	'373, '573	'843	'841	'16373	'16843				
Registered transceiver	'646, '652			'16646, '16652	'16474				
Flip-flop	'374, '574		'821	'16374					
Standard UBT					'16500, '16501				
Universal bus driver					'16835				
Registered transceiver with clock enable	'2952			'16470, '16952					
Flip-flop with clock enable	'377	'823			'16823				
Standard UBT with clock enable					'16600, '16601				
SN74GTLPH1612 UBT transceiver replaces all above functions									

Data flow in each direction is controlled by the clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (OEAB and OEBA). CEAB and OEBA control the 18 bits of data for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow, when $\overline{\text{CEAB}}$ is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if $\overline{\text{CEAB}}$ and LEAB are low. the A data is latched regardless of the state of CLKAB (high or low) and if LEAB is high, the device is in transparent mode. When $\overline{\text{OEAB}}$ is low, the outputs are active. When $\overline{\text{OEAB}}$ is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except that $\overline{\text{CEBA}}$, $\overline{\text{OEBA}}$, LEBA, and CLKBA are used.

SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

Function Tables

OUTPUT ENABLE†

		INPUTS			OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Χ	Х	Z	Isolation
L	L	L	Н	Χ	В ₀ ‡ В ₀ §	Latabad starage of A data
L	L	L	L	Χ	В ₀ §	Latched storage of A data
Х	L	Н	Х	L	L	True transparent
Х	L	Н	Χ	Н	Н	True transparent
L	L	L	1	L	L	Clasked starons of A data
L	L	L	1	Н	Н	Clocked storage of A data
Н	L	L	Х	Χ	В ₀ §	Clock inhibit

[†] A-to-B data flow is shown: B-to-A data flow is similar, but uses CEBA, OEBA, LEBA, and CLKBA. The condition when OEAB and OEBA are both low at the same time is not recommended.

B-PORT EDGE-RATE CONTROL (ERC)

INP	JT ERC	OUTPUT
LOGIC NOMINAL VOLTAGE		B-PORT EDGE RATE
L	GND	Slow
Н	Vcc	Fast




[‡] Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established

SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

logic diagram (positive logic)



SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} and BIAS V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1): A port, ERC, and control inputs	
B port and V _{RFF}	
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1): A port	-0.5 V to 7 V
B port	-0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	48 mA
B port	200 mA
Current into any A port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3)	55°C/W
Storage temperature range, T _{Stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
\/	Tormination valtage	GTL	1.14	1.2	1.26	V
VII	Termination voltage	GTLP	1.35	1.5	1.65	V
V	Reference voltage	GTL	0.74	0.8	0.87	V
VREF	Reference voltage	GTLP	0.87	1	1.1	V
\/ı	Input voltage	B port			V_{TT}	V
٧١	input voitage	Except B port		VCC	5.5	V
	High-level input voltage	B port	V _{REF} +0.05			
VIH		ERC	V _{CC} -0.6	VCC	5.5	V
		Except B port and ERC	2			
		B port			V _{REF} -0.05	
V_{IL}	Low-level input voltage	ERC		GND	0.6	V
VTT VREF VI VIH VIL IIK IOH IOL Δt/Δv		Except B port and ERC			0.8	
lıĸ	Input clamp current				-18	mA
ЮН	High-level output current	A port			-24	mA
la.	Low level output ourrent	A port			24	mA
IOL	Low-level output current	B port			100	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V
TA	Operating free-air temperature		-40	•	85	°C

- NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
 - 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
 - 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
 - 7. VREF can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2			
Vон	A port	V 245 V	I _{OH} = -12 mA	2.4			V
		VCC = 3.15 V	I _{OH} = -24 mA	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	
	A port	Voc = 3 15 V	I _{OL} = 12 mA			0.4	
Vol		VCC = 3.13 V	I _{OL} = 24 mA			0.5	V
VOL			$I_{OL} = 10 \text{ mA}$			0.2	V
VOH A port VCC = 3.1 VOL A port VCC = 3.1 VOL B port VCC = 3.1 II Control inputs VCC = 3.4 IOZH [‡] A port VCC = 3.4 IOZL [‡] A and B ports VCC = 3.4 IBHL§ A port VCC = 3.4 IBHLO# A port VCC = 3.4 IBHLO# A port VCC = 3.4 IBHHOII A port VCC = 3.4 VI (A-port) VI (A-port) VI (B port) VCC = 3.4 VI (B port) VCC = 3.4 VI (B port) VCC = 3.4 VI (B port) VI (B port) VCC = 3.4 VI (B port) VCC = 3.4 VI (B port) A port VI = 3.15 A port VO = 3.15	V _{CC} = 3.15 V	$I_{OL} = 64 \text{ mA}$			0.4		
			I _{OL} = 100 mA			0.55	
4	Control inputs	$V_{CC} = 3.45 \text{ V},$	$V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μΑ
. +	A port	V 2.45 V	VO = VCC			10	A
IOZH+	B port	7 VCC = 3.45 V	V _O = 1.5 V			10	μΑ
I _{OZL} ‡	A and B ports	V _{CC} = 3.45 V,	V _O = GND			-10	μΑ
	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ
	A port	V _{CC} = 3.15 V,	V _I = 2 V	- 75			μΑ
^I BHLO [#]	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	500			μΑ
	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μΑ
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			45	
Icc	A or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low			45	mA
		V_I (B port) = V_{TT} or GND	Outputs disabled			45	
∆I _{CC} ≉		V_{CC} = 3.45 V, One A-port or control input at V_{CC} Other A-port or control inputs at V_{CC} or GND	; – 0.6 V,			1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4	5.5	pF
C.	A port	V _O = 3.15 V or 0			6.5	8	nE.
∪io	B port	V _O = 1.5 V or 0			9.5	11.5	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ



For I/O ports, the parameters IOZH and IOZL include the input leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. IBHL should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

 $[\]P$ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to VIHmin.

[#] An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 $^{^{}st}$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V $_{
m CC}$ or GND.

SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
Ico (BIAS)/co)	V _{CC} = 0 to 3.15 V	BIAS V _{CC} = 3.15 V to 3.45 V,	Va (P. nort) - 0 to 1 5 V		5	mA
ICC (BIAS VCC)	V _{CC} = 3.15 V to 3.45 V	BIAS VCC = 3.13 V to 3.43 V,	V_O (B port) = 0 to 1.5 V		10	μΑ
VO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$,	V_O (B port) = 0.6 V	-1	·	μΑ

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (normal mode) (unless otherwise noted)

			MIN	MAX	UNIT	
fclock	Clock frequency			175	MHz	
	Pulse duration		3		ns	
t _W	Pulse duration CLKAE	CLKAB or CLKBA high or low	3		115	
		A before CLKAB↑	2.2			
		B before CLKBA↑	2.4			
١.	Catum time	A before LEAB↓, CLK = Don't care	1.8			
t _{su}	CEAB before Cl	B before LEBA↓, CLK = Don't care	2.1		ns	
		CEAB before CLKAB↑	1.5			
		CEBA before CLKBA↑	1.5			
		A after CLKAB↑	0.7			
		B after CLKBA↑	0.5			
١.	Hald time	A after LEAB↓, CLK = Don't care	1.2			
t _h	Hold time	B after LEBA↓, CLK = Don't care	0.9		ns	
		CEAB after CLKAB↑	1.5			
		CEBA after CLKBA↑	1.5			

SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (normal mode) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	MIN	TYP‡	MAX	UNIT
f _{max}				175			MHz
^t PLH	Δ	В	Slow	4.2	5.6	7.1	
^t PHL	Α	Б	510W	3	4.4	6.3	ns
^t PLH	Δ	В	Fast	3	4.3	5.7	
^t PHL	Α	Б	rasi	2.6	3.8	5.3	ns
^t PLH	LEAB	В	Slow	4.6	6.1	7.7	no
^t PHL	LEAD	Б	510W	3.3	4.7	6.5	ns
^t PLH	LEAB	В	Foot	3.4	4.8	6.2	
^t PHL	LEAB	В	Fast	3	4.2	5.7	ns
^t PLH	OLKAD		Olema	4.7	6.2	7.7	
^t PHL	CLKAB	В	Slow	3.2	4.7	6.4	ns
^t PLH	OLIVAD		- ·	3.5	4.9	6.2	
^t PHL	CLKAB	В	Fast	2.9	4.2	5.6	ns
t _{en}			Slow	3	4.6	6.5	
^t dis	OEAB	В		4.6	6	7.5	ns
^t en	0510		F	2.7	4.1	5.6	
^t dis	OEAB	В	Fast	3.4	4.8	6.2	ns
	Dies tiese Deside		Slow		2.5		
t _r	Rise time, B outp	uts (20% to 80%)	Fast		1.3		ns
4-	Fall times Davides	+- (000(+- 000()	Slow		3.3		
tf	Fall time, B outpu	uts (80% to 20%)	Fast		2.5		ns
^t PLH	D	Δ		1.3	2.9	4.6	
^t PHL	В	А		1.6	3	4.2	ns
^t PLH	LEDA	Δ.		1.5	3.2	4.6	
^t PHL	LEBA	А		1.5	3	3.9	ns
^t PLH	CLKDA	Δ.		1.5	3.3	4.8	20
^t PHL	CLKBA	Α		1.5	3	4.2	ns
t _{en}	OFDA	Λ		1.2	2.5	5	
^t dis	OEBA	А		2.3	3.8	5.5	ns

[†] Slow (ERC = GND) and Fast (ERC = V_{CC})



[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, $Z_O = 50 \Omega$, $t_f \approx 2$ ns, $t_f \approx 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane




Figure 3. High-Drive RLC Network



SCES287D - OCTOBER 1999 - REVISED AUGUST 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	түр‡	UNIT
t _{PLH}	А	В	Slow	5.3	
^t PHL	A	Б	210W	5.3	ns
^t PLH	A	В	Fast	4	ns
^t PHL		В	Fasi	4	115
^t PLH	LEAB	В	Slow	5.2	ns
^t PHL	LEAD	Б	Slow	5.2	115
^t PLH	LEAB	В	Fast	3.9	ns
t _{PHL}	LEAD		1 431	3.9	113
^t PLH	CLK	В	Slow	5.5	ns
t _{PHL}	OLK	Б	Slow	5.5	113
^t PLH	CLK	В	Fast	4.3	ns
^t PHL	OEIX			4.3	110
t _{en}	OEAB	В	Slow	5.7	ns
^t dis	OLAB		Clow	4.3	110
t _{en}	 OEAB	В	Fast	4.3	ns
^t dis	OLAB		1 451	3.8	110
t _r	Rise time, B outp	uts (20% to 80%)	Slow	2	ns
ч	rtise time, b outp	413 (2070 10 0070)	Fast	1.2	113
t _f	Fall time Route	its (80% to 20%)	Slow	2.5	ns
Ч	Fall time, B outputs (80% to 20%)		Fast	1.8	115

[†] Slow (ERC = GND) and Fast (ERC = V_{CC}) † All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265