- **Member of the Texas Instruments** Widebus+™ Family
- **UBT™** Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, and Clock-Enabled Modes
- **TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes**
- **OEC™ Circuitry Improves Signal Integrity** and Reduces Electromagnetic Interference
- **Bidirectional Interface Between GTLP** Signal Levels and LVTTL Logic Levels
- **LVTTL Interfaces Are 5-V Tolerant**
- **Medium-Drive GTLP Outputs (50 mA)**
- LVTTL Outputs (-24 mA/24 mA)

- GTLP Rise and Fall Times Designed for **Optimal Data-Transfer Rate and Signal** Integrity in Distributed Loads
- Ioff, Power-Up 3-State, and BIAS VCC Support Live Insertion
- **Bus Hold on A-Port Data Inputs**
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

The SN74GTLPH32912 is a medium-drive, 36-bit UBT™ transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of data transfer. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH32912 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (V_{TT} = 1.2 V and V_{RFF} = 0.8 V) or GTLP (V_{TT} = 1.5 V and $V_{RFF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{RFF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, UBT, and Widebus+ are trademarks of Texas Instruments




description (continued)

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable $\overline{(OE)}$ input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GKF PACKAGE (TOP VIEW)



terminal assignments

_	1	2	3	4	5	6
Α	1A2	1A1	1LEAB	1CLKAB	1B1	1B2
В	1A4	1A3	1OEAB	1CEAB	1B3	1B4
С	1A6	1A5	GND	GND	1B5	1B6
D	1A8	1A7	1V _{CC}	1BIAS V _{CC}	1B7	1B8
Ε	1A10	1A9	GND	GND	1B9	1B10
F	1A12	1A11	GND	GND	1B11	1B12
G	1A14	1A13	1V _{CC}	1V _{REF}	1B13	1B14
н	1A15	1A16	GND	GND	1B16	1B15
J	1A17	1A18	1OEBA	1CLKBA	1B18	1B17
K	NC	2LEAB	1LEBA	1CEBA	2CLKAB	NC
L	2A2	2A1	2OEAB	2CEAB	2B1	2B2
М	2A4	2A3	GND	GND	2B3	2B4
N	2A6	2A5	2V _{CC}	2BIAS V _{CC}	2B5	2B6
Р	2A8	2A7	GND	GND	2B7	2B8
R	2A10	2A9	GND	GND	2B9	2B10
Т	2A12	2A11	^{2V} CC	2V _{REF}	2B11	2B12
U	2A14	2A13	GND	GND	2B13	2B14
٧	2A15	2A16	2OEBA	2CLKBA	2B16	2B15
w	2A17	2A18	2LEBA	2CEBA	2B18	2B17

NC - No internal connection

ORDERING INFORMATION

TA	PACKA	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	LFBGA – GKF	Tape and reel	SN74GTLPH32912KR	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



functional description

The SN74GTLPH32912 is a medium-drive (50 mA), 36-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

Table 1. SN74GTLPH32912 UBT Transceiver Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT			
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863			
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825			
Latched transceiver	'543			'16543	'16472			
Latch	'373, '573	'843	'841	'16373	'16843			
Registered transceiver	'646, '652			'16646, '16652	'16474			
Flip-flop	'374, '574		'821	'16374				
Standard UBT					'16500, '16501			
Universal bus driver					'16835			
Registered transceiver with clock enable	'2952			'16470, '16952				
Flip-flop with clock enable	'377	'823			'16823			
Standard UBT with clock enable					'16600, '16601			
SN74GTLPH	SN74GTLPH32912 UBT transceiver replaces all above functions							

Data flow in each direction is controlled by clock enables (\overline{CEAB} and \overline{CEBA}), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (\overline{OEAB} and \overline{OEBA}). \overline{CEAB} and \overline{OEBA} and \overline{OEBA}

For A-to-B data flow, when $\overline{\text{CEAB}}$ is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if $\overline{\text{CEAB}}$ and LEAB are low, the A data is latched, regardless of the state of CLKAB (high or low). If LEAB is high, the device is in transparent mode. When $\overline{\text{OEAB}}$ is low, the outputs are active. When $\overline{\text{OEAB}}$ is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except CEBA, OEBA, LEBA, and CLKBA are used.

FUNCTION TABLE†

INPUTS					OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Х	Z	Isolation
L	L	L	Н	Χ	в ₀ ‡	Latabad ataraga of A data
L	L	L	L	Χ	В ₀ ‡ В ₀ §	Latched storage of A data
Х	L	Н	Х	L	L	True transparent
Х	L	Н	Χ	Н	Н	True transparent
L	L	L	↑	L	L	Classed storage of A data
L	L	L	\uparrow	Н	Н	Clocked storage of A data
Н	L	L	Х	Χ	B ₀ §	Clock inhibit


[†] A-to-B data flow is shown. B-to-A data flow is similar, but uses $\overline{\text{CEBA}}$, $\overline{\text{OEBA}}$, LEBA, and CLKBA. The condition when $\overline{\text{OEAB}}$ and $\overline{\text{OEBA}}$ are both low at the same time is not recommended.



[‡] Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established


logic diagram (positive logic)†



 $^\dagger\,\mbox{1V}_{CC}$ and 1BIAS \mbox{V}_{CC} are associated with these channels.



logic diagram (positive logic) (continued)†



 $^\dagger \mbox{2V}_{CC}$ and 2BIAS \mbox{V}_{CC} are associated with these channels.

SN74GTLPH32912 36-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

SCES379A - JANUARY 2002 - REVISED MAY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} and BIAS V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1): A-port and control inputs	–0.5 V to 7 V
B port and V _{REF}	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): A port	0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	48 mA
B port	100 mA
Current into any A port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	±100 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3)	36°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74GTLPH32912 36-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

SCES379A - JANUARY 2002 - REVISED MAY 2002

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT	
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V	
\/	Termination voltage	GTL	1.14	1.2	1.26	٧	
VTT	remination voltage	GTLP	1.35	1.5	1.65	V	
V	Reference voltage	GTL	0.74	0.8	0.87	V	
VREF	Reference voltage	GTLP	0.87	1	1.1	V	
\/.	/I Input voltage				V_{TT}	V	
٧ _I	input voitage	Except B port		VCC	5.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V	High-level input voltage	B port	V _{REF} +0.05			V	
VIH	nigri-iever iriput voitage	Except B port	2			V	
\/	Lauren in mer en la maria de la maria	B port			V _{REF} -0.05	V	
VIL	Low-level input voltage	Except B port			0.8	V	
lıĸ	Input clamp current				-18	mA	
loн	High-level output current	A port			-24	mA	
la.	Low lovel output ourrent	A port			24	mA	
lOL	Low-level output current	B port			50	MA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V	
TA	Operating free-air temperature		-40		85	°C	

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 3.15 \text{ V},$ $I_{I} = -18 \text{ mA}$				-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2			
Vон	A port	V _{CC} = 3.15 V	I _{OH} = -12 mA	2.4			V
			$I_{OH} = -24 \text{ mA}$	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4	
		vCC = 3.15 v	I _{OL} = 24 mA			0.5	
V_{OL}		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	V
	P nort		I _{OL} = 10 mA			0.2	
	B port	V _{CC} = 3.15 V	$I_{OL} = 40 \text{ mA}$			0.4	
			I _{OL} = 50 mA			0.55	
lį	Control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V			±10	μΑ
. +	A port	V 0.45 V	VO = VCC			10	Δ.
^I OZH [‡]	B port	V _{CC} = 3.45 V	V _O = 1.5 V			10	μΑ
lozL [‡]	A and B ports	V _{CC} = 3.45 V,	V _O = GND			-10	μΑ
I _{BHL} §	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μА
I _{BHH} ¶	A port	V _{CC} = 3.15 V,	V _I = 2 V	-75			μΑ
I _{BHLO} #	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	500			μΑ
Івнно	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to V_{CC}	-500			μΑ
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			100	
ICC	A or B port	V_I (A-port or control input) = V_{CC} or GND,	Outputs low			100	mA
		V_I (B port) = V_{TT} or GND	Outputs disabled			100	
ΔlCC☆		V _{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V _{CC} or GNI				1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4	5.5	pF
C.	A port	V _O = 3.15 V or 0			7	9	n.E
C _{io}	B port	V _O = 1.5 V or 0			9	11	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS				MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		10	μΑ
IOZPU	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ



 $[\]ddagger$ For I/O ports, the parameters $I_{\mbox{\scriptsize OZH}}$ and $I_{\mbox{\scriptsize OZL}}$ include the input leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

The bus-hold circuit can source at least the minimum high sustaining current at V_{IH}min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH}min.

[#]An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

^{*}This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN74GTLPH32912 36-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

SCES379A - JANUARY 2002 - REVISED MAY 2002

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
Ico (BIAS)/co)	V _{CC} = 0 to 3.15 V	BIAS V _{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0 to 1.5 V		5	mA
ICC (BIAS VCC)	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$	BIAS VCC = 3.15 V to 3.45 V,	VO (Β port) = 0 to 1.5 V		10	μΑ
VO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$,	V_O (B port) = 0.6 V	-1	·	μΑ

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (unless otherwise noted)


			MIN	MAX	UNIT	
f _{clock}	Clock frequency			175	MHz	
_	Pulse duration	LEAB or LEBA high	2.8			
t _W	ruise duration	CLKAB or CLKBA high or low	2.8		ns	
		A before CLKAB↑	1.8			
	Setup time	B before CLKBA↑	1.5			
		A before LEAB↓	1		ns	
t _{su}		B before LEBA↓	2			
		CEAB before CLKAB↑	1.5			
		CEBA before CLKBA↑	1.5			
		A after CLKAB↑	0.3			
		B after CLKBA↑	0.4			
	Hald Care	A after LEAB↓	1.1			
^t h	Hold time	B after LEBA↓	0.5		ns	
		CEAB after CLKAB↑	1		ĺ	
		CEBA after CLKBA↑	1			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр†	мах	UNIT
f _{max}			175			MHz
tPLH	Α	В	2.1		6	ns
^t PHL	A	Ь	2.1		6	115
^t PLH	LEAB	В	2.2		6.5	ns
^t PHL	LEAD	Ь	2.2		6.5	115
^t PLH	CLKAB	В	2.2		6.5	ne
^t PHL	CLNAB	Ь	2.2		6.5	6.5 ns
t _{en}		В	2.2		6.5	ns
t _{dis}	OEAB		2.2		6.5	110
t _r	Rise time, B outp	uts (20% to 80%)		2.4		ns
t _f	Fall time, B outpu	uts (80% to 20%)		2		ns
^t PLH	В	А	1.8		5.8	ns
^t PHL	Ь		1.8		5.8	115
^t PLH	LEBA	А	1.5		5.3	ns
^t PHL	LEDA	A	1.5		5.3	115
^t PLH	CLKBA	Λ	1.8		5.7	20
^t PHL	CLNBA	A 1.8		5.7	ns	
t _{en}	OEBA	А	1		6.2	ne
t _{dis}	OEDA	^	1		5.9	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION





S1
Open
6 V
GND




LOAD CIRCUIT FOR A OUTPUTS


LOAD CIRCUIT FOR B OUTPUTS





(A port to B port)






SETUP AND HOLD TIMES

(V_M = 1.5 V for A port and 1 V for B port)

(V_{OH} = 3 V for A port and 1.5 V for B port)



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, $Z_O = 50 \Omega$, $t_f \approx 2$ ns, $t_f \approx 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane

Figure 3. Medium-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTLP (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	түр†	UNIT
^t PLH	Δ.	В	4.5	ns
^t PHL	A		4.5	
^t PLH	LEAB	В	4.7	ns
^t PHL	LLAB		4.7	
^t PLH	CLKAB	В	4.7	ns
[†] PHL	CLNAB		4.7	
t _{en}	OEAB	В	4.8	ns
^t dis	OEAB		4.4	
t _r	Rise time, B outputs (20% to 80%)		1.2	ns
tf	Fall time, B outputs (80% to 20%)		2.5	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.



GKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Data Converters DSP Interface Logic Power Mgmt	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated