

SCES008O - JULY 1995 - REVISED JULY 2004


- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.3 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})

- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)






SN74LVCH245A . . . RGY PACKAGE (TOP VIEW)



SN54LVCH245A . . . FK PACKAGE (TOP VIEW)



description/ordering information

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

The SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\text{OE}}$ or DIR.

These devices are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




description/ordering information (continued)

ORDERING INFORMATION

TA	PACKAGE	<u> </u>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LVCH245ARGYR	LCH245A
	0010 PW	Tube of 25	SN74LVCH245ADW	13/01/0454
	SOIC - DW	Reel of 2000	SN74LVCH245ADWR	LVCH245A
	SOP - NS	Reel of 2000	SN74LVCH245ANSR	LVCH245A
	SSOP - DB	Reel of 2000	SN74LVCH245ADBR	LCH245A
-40°C to 85°C		Tube of 70	SN74LVCH245APW	
	TSSOP - PW	Reel of 2000	SN74LVCH245APWR	LCH245A
		Reel of 250	SN74LVCH245APWT	
	TVSOP - DGV	Reel of 2000	SN74LVCH245ADGVR	LCH245A
	VFBGA – GQN	D I . (4000	SN74LVCH245AGQNR	1.0110.454
	VFBGA – ZQN (Pb-free)	Reel of 1000	SN74LVCH245AZQNR	LCH245A
	CDIP – J	Tube of 20	SNJ54LVCH245AJ	SNJ54LVCH245AJ
–55°C to 125°C	CFP – W	Tube of 85	SNJ54LVCH245AW	SNJ54LVCH245AW
	LCCC – FK	Tube of 55	SNJ54LVCH245AFK	SNJ54LVCH245AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

GQN OR ZQN PACKAGE (TOP VIEW)



terminal assignments


	1	2	3	4
Α	A1	DIR	Vcc	OE
В	А3	B2	A2	B1
С	A5	A4	B4	В3
D	A7	B6	A6	B5
Е	GND	A8	B8	B7

FUNCTION TABLE

INP	UTS	ODEDATION			
OE	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
Н	Χ	Isolation			



logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W
(see Note 3): DGV package	92°C/W
(see Note 3): DW package	58°C/W
(see Note 3): GQN/ZQN package	78°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN54LVCH245A, SN74LVCH245A **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCES008O – JULY 1995 – REVISED JULY 2004

recommended operating conditions (see Note 5)

			SN54LV	CH245A	SN74LV	CH245A	
			MIN	MAX	MIN	MAX	UNIT
.,	0 1 1	Operating	2	3.6	1.65	3.6	.,
VCC	Supply voltage	Data retention only	1.5		1.5		V
		V _{CC} = 1.65 V to 1.95 V			0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		2		
		V _{CC} = 1.65 V to 1.95 V				0.35 × V _{CC}	
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V				0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8	
٧ _I	Input voltage		0	5.5	0	5.5	V
.,	0	High or low state	0	Vcc	0	VCC	.,
VO	Output voltage	3-state	0	5.5	0	5.5	V
		V _{CC} = 1.65 V				-4	
		V _{CC} = 2.3 V				-8	
IOH	High-level output current	V _{CC} = 2.7 V		-12		-12	mA
		VCC = 3 V		-24		-24	
		V _{CC} = 1.65 V				4	
I _{OL}		V _{CC} = 2.3 V				8	
	Low-level output current	V _{CC} = 2.7 V		12		12	mA
		V _{CC} = 3 V		24		24	
Δt/Δν	Input transition rise or fall rate			10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES008O - JULY 1995 - REVISED JULY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54	LVCH245	A	SN74I	VCH245	Α	
PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
		1 400 4	1.65 V to 3.6 V				V _{CC} - 0.2			
		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2						
		$I_{OH} = -4 \text{ mA}$	1.65 V				1.2			
۷он		$I_{OH} = -8 \text{ mA}$	2.3 V				1.7			V
		1 40 m A	2.7 V	2.2			2.2			
		I _{OH} = −12 mA	3 V	2.4			2.4			
		I _{OH} = -24 mA	3 V	2.2			2.2			
		1- 400 ·· A	1.65 V to 3.6 V						0.2	
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2				
l ,,		I _{OL} = 4 mA	1.65 V						0.45	.,
VOL		I _{OL} = 8 mA	2.3 V						0.7	V
		I _{OL} = 12 mA	2.7 V			0.4			0.4	
		I _{OL} = 24 mA	3 V			0.55			0.55	
П	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5			±5	μΑ
l _{off}		V_I or $V_O = 5.5 V$	0						±10	μΑ
		V _I = 0.58 V					25			
		V _I = 1.07 V	1.65 V				-25			
		V _I = 0.7 V					45			
l _l (hold))	V _I = 1.7 V	2.3 V				-45			μΑ
	,	V _I = 0.8 V	2.1/	75			75			
		V _I = 2 V	3 V	-75			-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			±500	
loz§		V _O = 0 V or (V _{CC} to 5.5 V)	2.3 V to 3.6 V			±15			±5	μΑ
		V _I = V _{CC} or GND				10			10	_
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{\P}} \qquad \text{I}_{\text{O}} = 0$	3.6 V			10			10	μΑ
Δlcc		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ
Ci	Control inputs	V _I = V _{CC} or GND	3.3 V		4	12		4		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		5.5	12		5.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[§] For the total leakage current in an I/O port, please consult the $I_{I(hold)}$ specification for the input voltage condition 0 V < V_I < V_{CC}, and the I_{OZ} specification for the input voltage conditions $V_{I} = 0$ V or $V_{I} = V_{CC}$ to 5.5 V. The bus-hold current, at input voltage greater than V_{CC} , is negligible.

[¶] This applies in the disabled state only.

SN54LVCH245A, SN74LVCH245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES008O - JULY 1995 - REVISED JULY 2004

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			· ·	SN54LV	CH245A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A		8	1	7	ns
t _{en}	ŌĒ	A or B		9.5	1	8.5	ns
t _{dis}	ŌĒ	A or B		8.5	1	7.5	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN74LVCH245A							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	†	†	†	†		7.3	1.5	6.3	ns
t _{en}	ŌĒ	A or B	†	†	†	†		9.5	1.5	8.5	ns
^t dis	ŌĒ	A or B	†	†	†	†		8.5	1.7	7.5	ns
tsk(o)										1	ns

[†] This information was not available at the time of publication.


operating characteristics, T_A = 25°C

	PARAMETER	TEST	V _{CC} = 1.8 V	$V_{CC} = 2.5 \text{ V}$	V _{CC} = 3.3 V	LINUT	
PARAMETER			CONDITIONS	TYP	TYP	TYP	UNIT
C .	Cpd Power dissipation capacitance Outputs enabled Outputs disabled		4 40 MHz	†	†	47	
□ Cpd			f = 10 MHz	†	†	2	pF

[†] This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S 1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

.,	IN	PUTS	.,	V		-	.,
Vcc	٧ı	t _r /t _f	VM	VLOAD	CL	RL	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
33V + 03V	271/	<25 nc	1 5 V	6 V	50 nE	500 O	031/



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time with, one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194


DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
- E. Package complies to JEDEC MO-241 variation BC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated