
SCES344E - DECEMBER 2000 - REVISED NOVEMBER 2002



The SN74SSTV16857 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and CLK going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

ORDERING INFORMATION

TA	PACKA	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74SSTV16857DGGR	SSTV16857	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments



FUNCTION TABLE

	OUTPUT			
RESET	CLK	CLK	D	Q
Н	↑	\downarrow	Н	Н
Н	\uparrow	\downarrow	L	L
Н	L or H	L or H	Χ	Q_0
L	X, or floating	X, or floating	X, or floating	L

logic diagram (positive logic)



To 13 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} or V _{DDQ}	–0.5 V to 3.6 V
Input voltage range, V _I (see Notes 1 and 2)	0.5 V to V_{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{DDQ} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current through each V _{CC} , V _{DDQ} , or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	70°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 3.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		V_{DDQ}		2.7	V
V_{DDQ}	Output supply voltage		2.3		2.7	V
V _{REF}	Reference voltage (V _{REF} = V _{DDQ} /2)		1.15	1.25	1.35	V
VTT	Termination voltage		V _{REF} -40mV	V _{REF}	V _{REF} +40mV	V
٧ _I	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs	V _{REF} +310mV			
V _{IL}	AC low-level input voltage	Data inputs			V _{REF} -310mV	V
V_{IH}	DC high-level input voltage	Data inputs	V _{REF} +150mV			
V_{IL}	DC low-level input voltage	Data inputs			V _{REF} -150mV	
VIH	High-level input voltage	RESET	1.7			
VIL	Low-level input voltage	RESET			0.7	
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	
V _{I(PP)}	Peak-to-peak input voltage	CLK, CLK	360			mV
ЮН	High-level output current				-20	
loL	Low-level output current				20	mA
TA	Operating free-air temperature		0		70	°C

NOTE 4: The RESET input of the device must be held at a valid logic level (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V _{CC} AND	MIN	түрт	MAX	UNIT
VIK		$I_{I} = -18 \text{ mA}$		2.3 V			-1.2	V
.,		I _{OH} = -100 μA		2.3 V to 2.7 V	V _{DDQ} -	-0.2		.,
Vон		$I_{OH} = -16 \text{ mA}$		2.3 V	1.95			V
\/ - ·		I _{OL} = 100 μA		2.3 V to 2.7 V			0.2	V
Vol		I _{OL} = 16 mA		2.3 V			0.35	V
II	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
	Static standby	RESET = GND	I _O = 0	2.7 V			10	μΑ
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$		2.7 V		8	56	mA
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				28		μΑ/ MHz
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	IO = 0	2.5 V		9		μΑ/ clock MHz/ D input
гон	Output high	$I_{OH} = -20 \text{ mA}$		2.3 V to 2.7 V	7		20	Ω
rOL	Output low	I _{OL} = 20 mA		2.3 V to 2.7 V	7		20	Ω
r _{O(∆)}	r _{OH} - r _{OL}	I _O = 20 mA, T _A = 25°C		2.5 V			6	Ω
	Data inputs VI = VREF ± 310 mV CLK, CLK VICR = 1.25 V, VI(PP) = 360 mV				2.5	3	3.5	
Ci				2.5 V	2.5	3	3.5	pF
	RESET	$V_I = V_{CC}$ or GND			2.5	3	3.5	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SN74SSTV16857 14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES344E - DECEMBER 2000 - REVISED NOVEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =	2.5 V V†	UNIT
				MIN	MAX	
fclock	Clock frequency				200	MHz
t _W	Pulse duration	Pulse duration CLK, CL		2.5		ns
tact	t _{act} Differential inputs active time (see Note 5)				22	ns
tinact	t _{inact} Differential inputs inactive time (see Note 6)				22	ns
	Ontone there	Fast slew rate (see Notes 7 and 9)	- · · · · · · · · · · · · · · · · · · ·	0.75		
t _{su}	Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9		ns
	Fast slew rate (see Notes 7 and 9)	Data after 01.6↑ 01.6	0.75			
th	Hold time	Slow slew rate (see Notes 8 and 9)	Data after CLK↑, CLK↓	0.9		ns

[†] For this test condition, V_{DDQ} always is equal to V_{CC}.

NOTES: 5. Data inputs must be held low for a minimum time of t_{act} min, after RESET is taken high.

- 6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of t_{inact} min, after RESET is taken low.
- 7. Data signal input slew rate ≥1 V/ns
- 8. Data signal input slew rate ≥0.5 V/ns and <1 V/ns
- 9. CLK, CLK input slew rates are ≥1 V/ns.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 2.5 V ± 0.2 V [†]		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	
f _{max}			200		MHz
^t pd	CLK and CLK	Q	1.1	2.8	ns
^t PHL	RESET	Q		5	ns

[†] For this test condition, VDDQ always is equal to VCC.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E. $V_{TT} = V_{REF} = V_{DDQ}/2$
- F. $V_{IH} = V_{REF} + 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. $V_{IL} = V_{REF} 310$ mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated