SLLS073D - MAY 1976 - REVISED MAY 1998

# features common to all types

- Single 5-V Supply
- 3-State Driver Output Circuitry
- TTL-Compatible Driver Inputs
- TTL-Compatible Receiver Output
- Differential Line Operation
- Receiver Output Strobe (SN55116, SN75116, SN75117) or Enable (SN75118, SN75119)
- Designed for Party-Line (Data-Bus) Applications

#### additional features of the SN55116/SN75116

- Choice of Ceramic or Plastic Packages
- Independent Driver and Receiver
- Choice of Open-Collector or Totem-Pole Outputs on Both Driver and Receiver
- Dual Data Inputs on Driver
- Optional Line-Termination Resistor in Receiver
- ±15-V Receiver Common-Mode Capability
- Receiver Frequency-Response Control

## additional features of the SN75117

 Driver Output Internally Connected to Receiver Input

The SN75118 is an SN75116 With 3-State Receiver Output Circuitry The SN75119 is an SN75117 With 3-State Receiver Output Circuitry

# description

These integrated circuits are designed for use in interfacing between TTL-type digital systems and differential data-transmission lines. They are especially useful for party-line (data-bus) applications. Each of these circuit types combine in one package a 3-state differential line driver and a differential-input line receiver, both of which operate from a single 5-V power supply. The driver inputs and the receiver outputs are TTL compatible. The driver employed is similar to the SN55113 and SN75113 3-state line drivers, and the receiver is similar to the SN55115 and SN75115 line receivers.

The SN55116, SN75116, and SN75118 offer all the features of the SN55113 and SN75113 drivers and the SN55115 and SN75115 receivers combined. The driver performs the dual input AND and NAND functions when enabled or presents a high impedance to the load when in the disabled state. The driver output stages are similar to TTL totem-pole outputs, but have the current-sinking portion separated from the current-sourcing portion and both are brought out to adjacent package terminals. This feature allows the user the option of using the driver in the open-collector output configuration, or, by connecting the adjacent source and sink terminals together, of using the driver in the normal totem-pole output configuration.

The receiver portion of the SN55116, SN75116, and SN75118 features a differential-input circuit having a common-mode voltage range of  $\pm$ 15 V. An internal 130- $\Omega$  equivalent resistor also is provided, which optionally can be used to terminate the transmission line. A frequency-response control terminal allows the user to reduce the speed of the receiver or to improve differential noise immunity. The receivers of the SN55116 and SN75116 have an output strobe and a split totem-pole output. The receiver of the SN75118 has an output-enable for the 3-state split totem-pole output. The receiver section of either circuit is independent of the driver section except for the  $V_{CC}$  and ground terminals.

The SN75117 and SN75119 provide the basic driver and receiver functions of the SN55116, SN75116, and SN75118, but use a package that is only half as large. The SN75117 and SN75119 are intended primarily for party-line or bus-organized systems because the driver outputs are internally connected to the receiver inputs. The driver has a single data input and a single enable input. The SN75117 receiver has an output strobe, while the SN75119 receiver has a 3-state output enable. However, these devices do not provide output connection options, line-termination resistors, or receiver frequency-response controls.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS073D - MAY 1976 - REVISED MAY 1998


# description (continued)

The SN55116 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN75116, SN75117, SN75118, and SN75119 are characterized for operation from 0°C to 70°C.

SN55116...J PACKAGE SN75116...D OR N PACKAGE (TOP VIEW)



SN55116 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


## '116. SN75118 **DRIVER**

II.	NPUTS	OUTPUTS				
DE	DA	DB	DY	DZ		
L	Х	Х	Z	Z		
Н	L	Χ	L	Н		
Н	X	L	L	Н		
Н	Н	Н	Н	L		


'116, SN75118 **RECEIVER** 

RS/RE	DIFF	OUTPUTS RY					
K3/KE	INPUT	'116	SN75118				
L	Χ	Н	Z				
Н	L	Н	Н				
Н	Н	L	L				


SN75118...D OR N PACKAGE (TOP VIEW)



SN75117 ... D OR P PACKAGE (TOP VIEW)



SN75119 . . . D OR P PACKAGE (TOP VIEW)



## **Function Tables**

#### SN75117, SN75119 DRIVER

INP	UTS	OUTPUTS				
DI	DE	Α	В			
Н	Н	Н	L			
L	Н	L	Н			
Х	L	Z	Z			

#### SN75117, SN75119 **RECEIVER**


	INPU	TS	OUTPUT RY				
Α	В	RS/RE	SN75117	SN75119			
Н	L	Н	Н	Н			
L	Н	Н	L	L			
Х	Χ	L	Н	Z			


H = high level ( $V_1 \ge V_{1H}$  min or  $V_{1D}$  more positive than  $V_{TH}$  max), L = low level ( $V_1 \le V_{1I}$  max or  $V_{1D}$  more negative than  $V_{TI}$  max), X = irrelevant, Z = high impedance (off)




# logic symbol†


#### '116<sup>‡</sup> & ⊳ $\Diamond$ DYP 3 13 $\Diamond$ DE ΕN DYS 1 14 DA $\Diamond$ DZP 15 2 DB $\Diamond$ DZS $\triangleright$ &⊳ RB 5 RA 12 RYP $\Diamond$ 6 RT $R_{\mathsf{T}}$ 11 RYS $\Diamond$ 10 RS 9 RTC RESP









# logic diagram (positive logic)




# '116 Receiver‡




#### SN75118 Receiver‡



#### SN75117 Driver and Receiver‡




#### SN75119 Driver and Receiver‡



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>‡</sup> Pin numbers shown for the SN55116 and SN75116 are for the D, J, and N packages, those shown for the SN75118 are for the D and N packages, and those shown for SN75117 and SN75119 are for the D and P packages.

# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub> (see Notes 1 and 2)	7 V
Input voltage, V <sub>I</sub> : DA, DB, DE, DI, RE, and RS	5.5 V
RA, RB, R <sub>T</sub> for '116, SN75118 only	±25 V
A and B for SN75117, SN75119 only	0 to 6 V
Off-state voltage applied to open-collector outputs: '116, SN75118 only	12 V
Continuous total power dissipation (see Note 2)	See Dissipation Rating Table
Storage temperature range, T <sub>sta</sub>	
Case temperature for 60 seconds, T <sub>C</sub> : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or P pa	ickage 260°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
  - 2. In the FK and J packages, the SN55116 chip is alloy mounted. The SN75116, SN75117, SN75118, and SN75119 chips are glass mounted.



# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D - MAY 1976 - REVISED MAY 1998

# **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D (8 pin)	725 mW	5.8 mW/°C	464 mW	_
D (16 pin)	950 mW	7.6 mW/°C	608 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	_
Р	1000 mW	8.0 mW/°C	640 mW	_

# recommended operating conditions

PARAMETER		,	SN55116		SN751 SN75	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.5	5	5.5	V	
High-level input voltage, V <sub>IH</sub>	All inputs except differential	2			2			V	
Low-level input voltage, V <sub>IL</sub>	inputs			0.8			0.8	V	
High-level output current, IOH	Drivers -4		-40			-40	mA		
	Receivers		-5				-5	IIIA	
Low level output ourrent Lev	Drivers			40			40	mA	
Low-level output current, IOL	Receivers			15			15	mA	
Descriper input valtage V	'116, SN75118			±15			±15		
Receiver input voltage, V <sub>I</sub>	SN75117, SN75119	0		6	0		6	V	
	'116, SN75118			±15			±15	.,	
Common-mode receiver input voltage, V <sub>ICR</sub>	SN75117, SN75119	0		6	0		6	V	
Operating free-air temperature, T <sub>A</sub>		-55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

## driver section

	PARAMETER					'116	6, SN751	18	SN751	117, SN7	5119	UNIT
	PARAMETER			TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	Input clamp voltage		$V_{CC} = MIN,$	I <sub>I</sub> = -12 mA			-0.9	-1.5		-0.9	-1.5	V
				$T_A = 25^{\circ}C \text{ (SN55116)},$ $T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	$I_{OH} = -10 \text{ mA}$	2.4	3.4		2.4	3.4		
Vон	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$ $I_{IH} = 2 V$	(SN75116, SN75117, SN75118, SN75119)	$I_{OH} = -40 \text{ mA}$	2	3		2	3		V
			I IIH = Z V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	$I_{OH} = -10 \text{ mA}$	2			2			
				(SN55116)	$I_{OH} = -40 \text{ mA}$	1.8			1.8			
VOL	Low-level output voltage		$V_{CC} = MIN,$	$V_{IH} = 2 V$ , $V_{IL} = 0.8 V$ ,	$I_{OL} = 40 \text{ mA}$			0.4			0.4	V
Vok	Output clamp voltage		$V_{CC} = MAX$ ,					-1.5			-1.5	V
				T <sub>A</sub> = 25°C			1	10				
lO(off)	Off-state open-collector ou	tout current	$V_{CC} = MAX,$		SN55116			200				μА
IO(off)	On-state open-conector output current		V <sub>O</sub> = 12 V	$T_A = MAX$	SN75116, SN75118			20				ματ
			$V_{CC} = MAX$ ,	$V_O = 0$ to $V_{CC}$ , DE at 0.8 V,	T <sub>A</sub> = 25°C			±10				
	Off-state (high-impedance-	atata)	V	VO = 0	SN55116			-300				
loz	output current	·siale)	V <sub>CC</sub> = MAX, DE at 0.8 V,	$V_O = 0.4 \text{ V to } V_{CC}$	SN55116			±150				μΑ
			$T_A = MAX$	$V_{O} = 0$ to $V_{CC}$	SN75116, SN75118		±20					
1 <sub>1</sub>	Input current at maximum input voltage	Driver or	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V	•			1			1	mA
lн	High-level input current	enable input	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.4 V				40			40	μΑ
I <sub>I</sub> L	Low-level input current		$V_{CC} = MAX$ ,	V <sub>I</sub> = 0.4 V				-1.6			-1.6	mA
los	Short-circuit output current	§	$V_{CC} = MAX$ ,	$V_{O} = 0$ , $T_{A} = 25^{\circ}C$		-40		-120	-40		-120	mA
lcc	Supply current (driver and combined)	receiver	V <sub>CC</sub> = MAX,	T <sub>A</sub> = 25°C			42	60	42		60	mA
±												

<sup>†</sup> All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. § Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SLLS073D - MAY 1976 - REVISED MAY 1998

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 30 pF, $T_A$ = 25°C

# driver section

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation-delay time, low-to-high level output	See Figure 13			14	30	no
tPHL	Propagation-delay time, high-to-low level output	See Figure 13			12	30	ns
<sup>t</sup> PZH	Output-enable time to high level	$R_L = 180 \Omega$ ,	See Figure 14		8	20	ns
tPZL	Output-enable time to low level	$R_L = 250 \Omega$ ,	See Figure 15		17	40	ns
tPHZ	Output-disable time from high level	$R_L = 180 \Omega$ ,	See Figure 14		16	30	ns
t <sub>PLZ</sub>	Output-disable time from low level	$R_L = 250 \Omega$ ,	See Figure 15		20	35	ns

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### receiver section

	PARAMETER			TEST CONDI	TIONST	'110	6, SN751	18	SN75	117, SN7	'5119	UNIT
	FARAIVIETER			TEST CONDI	HONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
\/	V <sub>IT+</sub> Positive-going threshold voltage§		V <sub>O</sub> = 0.4 V,	I <sub>OL</sub> = 15 mA,	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0, See Note 4			0.5			0.5	V
V <sub>IT+</sub>	Positive-going threshold vo	lages	See Note 3		V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX, See Note 5			1			1	V
\/	Negative gains throughold w	olto a o S	V <sub>O</sub> = 2.4 V,	$I_{OL} = -5 \text{ mA},$	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0, See Note 4	-0.5¶			-0.5¶			V
VIT-	'IT _ Negative-going threshold voltage§	ollages	See Note 3		V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX, See Note 5	-1¶			-1¶			V
VI	Input voltage range#		V <sub>CC</sub> = 5 V,	V <sub>ID</sub> = -1 V or 1 V,	See Note 3	15 to –15			6 to 0			V
V			I <sub>OH</sub> = -5 mA,	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0,	$V_{ID} = -0.5 \text{ V},$ See Notes 4 and 6	2.4			2.4			V
VOH	High-level output voltage		See Note 3	V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX,	V <sub>ID</sub> = -1 V, See Note 5	2.4			2.4			V
Va	Low-level output voltage		I <sub>OL</sub> = 15 mA,	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0,	V <sub>ID</sub> = 0.5 V, See Notes 4 and 7			0.4			0.4	V
VOL	Low-level output voltage		See Note 3	V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX,	V <sub>ID</sub> = 1 V, See Note 5	0.4		0.4			0.4	V
			V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0,	Other input at 0 V		-0.5	-0.9		-0.5	-1	
I <sub>I(rec)</sub>	Receiver input current	rrent VC(		V <sub>I</sub> = 0.4 V,	Other input at 2.4 V		-0.4	-0.7		-0.4	-0.8	mA
				V <sub>I</sub> = 2.4 V,	Other input at 0.4 V		0.1	0.3		0.1	0.4	
l <sub>l</sub>	Input current at maximum input voltage	Strobe	V <sub>CC</sub> = MIN, V <sub>strobe</sub> = 4.5 V	$V_{ID} = -0.5 V,$	'116, SN75117			5			5	μΑ
	iriput voitage	Enable	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V	SN75118, SN75119			1			1	mA

<sup>†</sup> Unless otherwise noted, V<sub>Strobe</sub> = 2.4 V. All parameters, with the exception of off-state open-collector output current, are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measurement of these characteristics on the SN75117 and SN75119 requires the driver to be disabled with the driver enable at 0.8 V.

- 4. This applies with the less positive receiver input grounded.
- 5. For '116 and SN75118, this applies with the more positive receiver input at 15 V or the more negative receiver input at 15 V. For SN75117 and SN75119, this applies with the more positive receiver input at 6 V.
- 6. For SN55116,  $V_{ID} = -1 \text{ V}$
- 7. For SN55116, V<sub>ID</sub> = 1 V

<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$ °C, and  $V_{IC} = 0$ .

<sup>§</sup> Differential voltages are at the B input terminal with respect to the A input terminal. Neither receiver input of the SN75117 or SN75119 should be taken negative with respect to GND.

<sup>¶</sup> The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

<sup>#</sup> Input voltage range is the voltage range that, if exceeded at either input, will cause the receiver to cease functioning properly.

# receiver section (continued)

	PARAMETER			TEST SOMETION	o†	'116	6, SN751	18	SN75117, SN75119			UNIT	
	PARAMETER			TEST CONDITION	S1	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNII	
lн	High-level input current	Enable	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.4 V	SN75118, SN75119			40			40	μΑ	
II	Low-level input current	Strobe	V <sub>CC</sub> = MAX, V <sub>strobe</sub> = 0.4 V,	V <sub>ID</sub> = 0.5 V, See Notes 4 and 7	'116, SN75117			-2.4			-2.4	mA	
		Enable	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V	SN75118, SN75119			-1.6			-1.6		
I(RTC)	Response-time-control curre	ent (RTC)	V <sub>CC</sub> = MAX, RC at 0 V,	V <sub>ID</sub> = 0.5 V, See Notes 4 and 7	T <sub>A</sub> = 25°C	-1.2						mA	
			V <sub>CC</sub> = MAX,	T <sub>A</sub> = 25°C			1	10					
I <sub>O(off)</sub>	Off-state open-collector out	out current	$V_0 = 12 \text{ V},$	SN55116			200				μΑ		
			V <sub>ID</sub> = -1 V	IA = MAX	SN75116, SN75118			20					
	0" "		$V_{CC} = MAX$ , $T_A = 25^{\circ}C$		SN75118, SN75119			±10			±10		
loz	Off-state (high-impedance-s output current	itate)	$V_O = 0$ to $V_{CC}$ ,	T. – MAY	SN75118			±20				μΑ	
	output ourrent		RE at 0.4 V	$T_A = MAX$	SN75119						±20		
RT	Line-terminating resistance		V <sub>CC</sub> = 5 V		T <sub>A</sub> = 25°C	77		167				Ω	
los	Short-circuit output current§		$V_{CC} = MAX,$ $V_{ID} = -0.5 V,$	$V_O = 0$ , See Notes 4 and 6	T <sub>A</sub> = 25°C	-15		-80	-15		-80	mA	
Icc	Short current (driver and receiver combined)		V <sub>CC</sub> = MAX, See Notes 4 and	V <sub>ID</sub> = 0.5 V,	T <sub>A</sub> = 25°C		42	60		42	60	mA	

<sup>†</sup> Unless otherwise noted, V<sub>Strobe</sub> = 2.4 V. All parameters, with the exception of off-state open-collector output current, are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, and V<sub>IC</sub> = 0.

§ Not more than one output should be shorted at a time.

NOTES: 4. This applies with the less positive receiver input grounded.

- 6. For SN55116,  $V_{ID} = -1 \text{ V}$
- 7. For SN55116, V<sub>ID</sub> = 1 V

SN55116, SN75116, SN75117, SN75118, SN75119
DIFFERENTIAL LINE TRANSCEIVERS


SLLS073D - MAY 1976 - REVISED MAY 1998

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 30 pF, $T_A$ = 25°C

# receiver section

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT	
tPLH	PLH Propagation-delay time, low-to-high-level output			See Figure 16		20	75	ns
tPHL	Propagation-delay time, high-to-low-level output	ıt	$R_L = 400 \Omega$ ,	See Figure 16		17	75	ns
<sup>t</sup> PZH	Output-enable time to high level	SN75118	$R_L = 480 \Omega$ ,	See Figure 14		9	20	ns
tpZL	Output-enable time to low level	and	$R_L = 250 \Omega$ ,	See Figure 15		16	35	ns
tPHZ	Output-disable time from high level	SN75119	$R_L = 480 \Omega$ ,	See Figure 14		12	30	ns
tPLZ	Output-disable time from low level	only	$R_L = 250 \Omega$ ,	See Figure 15		17	35	ns

# TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



# TYPICAL CHARACTERISTICS†






Figure 5




DRIVER
OUTPUT-ENABLE AND DISABLE TIME



NOTE A: For tpzH and tpHz:  $R_L = 480 \Omega$ , see Figure 14. For tpzL and tpLz:  $R_L = 250 \Omega$ , see Figure 15.

## Figure 6



† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



# TYPICAL CHARACTERISTICS<sup>†</sup>






Figure 9




NOTE A: For tpzH and tpHz :RL= 480  $\Omega$ , see Figure 14. For tpzL and tpLz: RL = 250  $\Omega$ , see Figure 15.

Figure 10




# **DRIVER AND RECEIVER SUPPLY CURRENT**



†Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.

Figure 15

- C. For '116 and SN75118,  $V_H=3$  V,  $V_L=-3$  V, the A input is at 0 V. For SN75117 and SN75119,  $V_H=3$  V,  $V_L=0$ , the A input is at 1.5 V.
- D. When testing the '116 and SN75118 receiver sections, the response-time control and the termination resistor pins are left open.

Figure 16





# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
5962-88511012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8851101EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN55116J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN75116D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75116DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75116DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75116DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75116N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75116NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75116NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75116NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75117D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
SN75117P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75117PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75118D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN75118N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75118NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75118NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75118NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75119D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN75119DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN75119DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN75119DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN75119P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75119PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ55116FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ55116J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type



# PACKAGE OPTION ADDENDUM

6-Dec-2006

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# FK (S-CQCC-N\*\*)

## **28 TERMINAL SHOWN**

# **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to  $http://www.ti.com/sc/docs/package/pkg\_info.htm$ 

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated