- **Provides High-Voltage Differential SCSI** from Single-Ended Controller When Used With the SN75971B Data Transceiver
- Nine Transceivers Meet or Exceed the Requirements of ANSI Standard EIA-485 and ISO-8482 Standards
- ESD Protection on Bus Pins to 12 kV
- Packaged in Shrink Small-Outline Package with 25 mil Terminal Pitch and Thin Small-Package with 20 mil Terminal Pitch
- Low Disabled Supply Current 32 mA Typ
- **Thermal Shutdown Protection**
- **Positive- and Negative-Current Limiting**
- Power-Up/-Down Glitch Protection
- **Open-Circuit Failsafe Receivers**


#### description

The SN75970B SCSI differential convertercontrol, when used in conjunction with one or more of its companion data transceiver(s), provides the superior electrical performance of differential SCSI from a single-ended SCSI bus controller. A 16-bit, Fast-SCSI bus can be implemented with just three devices (two for data and one for control) in the space-efficient, 56-pin, shrink small-outline package (SSOP) as well as the even smaller TSSOP and a few external components.

The SN75970B is available in a B2 (20 Mxfer) version and a B1 (10 Mxfer) version.

In a typical differential SCSI node, the SCSI controller provides the enables for each external RS-485 transceiver. This could require as many

#### DGG OR DL PACKAGE (TOP VIEW)



NC – No internal connection Terminals 13 through 17 and 40 through 44 are connected together to the package lead frame and signal ground.

as 27 additional terminals for a 16-bit differential bus controller or relegate a 16-bit single-ended controller to only an 8-bit differential bus. Using the standard nine SCSI control signals, the SN75970B control transceiver decodes the state of the bus and enables the SN75971B data transceiver(s) to transmit the single-ended SCSI input signals differentially to the cable or receive the differential cable signals and drive the single-ended outputs to the controller.

The single-ended SCSI bus interface consists of CMOS bidirectional inputs and outputs. The drivers are rated at ±16 mA of output current. The receiver inputs are pulled high with approximately 4 mA to eliminate the need for external pullup resistors for the open-drain outputs of most single-ended SCSI controllers. The single-ended side of the device is not intended to drive the SCSI bus directly.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### description (continued)

The differential SCSI bus interface consists of bipolar bidirectional inputs and outputs that meet or exceed the requirements of EIA-485 and ISO 8482-1982/TIA TR30.2 referenced by the American National Standard of Information Systems (ANSI) X3.131-1994 Small Computer System Interface-2 (SCSI-2) and SCSI-3 Fast-20 Parallel Interface (Fast-20) X3.277:1996.

The SN75970B is characterized for operation over the temperature range of 0°C to 70°C.


The SN75970B consists of nine RS-485 differential transceivers, nine TTL- or CMOS-level compatible transceivers, a state machine and control logic block, a 20-MHz crystal-controlled oscillator, a timer, a power-up/-down glitch protection circuit, and a thermal-shutdown protection circuit.

The single-ended or controller interface is designated as the A side and the differential port is the B side. Since the device uses the SCSI control signals to decode the state of the bus and data flow direction, the terminal assignments must be matched to the corresponding signal on the SCSI bus. The signal name followed by a a minus sign (–) indicates an active-low signal while a plus sign (+) indicates an active-high signal.

A reset function, which disables all outputs and clears internal latches, can be accomplished from two external inputs and two internally generated signals. RESET (Reset) and DSENS (differential sense) are available to external circuits for a bus reset or to disable all outputs should a single-ended cable be inadvertently connected to a differential connector. The power-up and thermal-shutdown are internally generated signals that have the same effect when the supply voltage is below 3.5 V or the junction temperature exceeds approximately 175°C.

This data sheet contains descriptions of the SN75970B input and output signals followed by the electrical characteristics. The parameter measurement information is followed by the theory of operation, a state flow chart, and a typical circuit in the application information section.

## logic diagram (positive logic)






# **Terminal Functions**

TER	MINAL	LOGIC			DECODINE IN LABOR.
NAME	NO.	LEVEL	1/0	TERMINATION	DESCRIPTION
AACK-	8	TTL	I/O	strong pullup	SCSI acknowledge (-ACK) signal to/from controller
AATN-	6	TTL	I/O	strong pullup	SCSI attention (-ATN) signal to/from controller
ABSY-	25	TTL	I/O	strong pullup	SCSI busy (-BSY) signal to/from the controller
AC/D-	11	TTL	I/O	strong pullup	SCSI control/data (-C/D) signal to/from the controller
AI/O-	22	TTL	I/O	strong pullup	SCSI input/output (-I/O) signal to/from the controller
AMSG-	21	TTL	I/O	strong pullup	SCSI message (–MSG) signal to/from the controller
AREQ-	10	TTL	I/O	strong pullup	SCSI request (–REQ) signal to/from controller
ARST-	27	TTL	I/O	strong pullup	SCSI reset (–RST) signal to/from the controller
ASEL-	23	TTL	I/O	strong pullup	SCSI select (-SEL) signal to/from the controller
BACK-	51	RS-485	I/O	weak pullup	SCSI acknowledge (–ACK) signal to/from the bus
BACK+	50	RS-485	I/O	weak pulldown	SCSI acknowledge (+ACK) signal to/from the bus
BATN-	53	RS-485	I/O	weak pullup	SCSI attention (–ATN) signal to/from the bus
BATN+	52	RS-485	I/O	weak pulldown	SCSI attention (+ATN) signal to/from the bus
BBSY-	31	RS-485	I/O	weak pulldown	SCSI busy (–BSY) signal to/from the bus
BBSY+	32	RS-485	I/O	weak pullup	SCSI busy (+BSY) signal to/from the bus
BC/D-	47	RS-485	I/O	weak pullup	SCSI control/data (-C/D) signal to/from the bus
BC/D+	46	RS-485	I/O	weak pulldown	SCSI control/data (+C/D) signal to/from the bus
BI/O-	36	RS-485	I/O	weak pullup	SCSI input/output (-I/O) signal to/from the bus
BI/O+	35	RS-485	I/O	weak pulldown	SCSI input/output (+I/O) signal to/from the bus
BMSG-	38	RS-485	I/O	weak pullup	SCSI message (-MSG) signal to/from the bus
BMSG+	37	RS-485	I/O	weak pulldown	SCSI message (+MSG) signal to/from the bus
BREQ-	49	RS-485	I/O	weak pullup	SCSI request (-REQ) signal to/from the bus
BREQ+	48	RS-485	I/O	weak pulldown	SCSI request (+REQ) signal to/from the bus
BRST-	29	RS-485	I/O	weak pulldown	SCSI reset (-RST) signal to/from the bus
BRST+	30	RS-485	I/O	weak pullup	SCSI reset (+RST) signal to/from the bus
BSEL-	33	RS-485	I/O	weak pulldown	SCSI select (-SEL) signal to/from the bus
BSEL+	34	RS-485	I/O	weak pullup	SCSI select (+SEL) signal to/from the bus
CLK40	4	CMOS	I	strong pulldown	40-MHz clock input
DRVBUS	19	TTL	0	N/A	Driver bus. A high-level logic signal that indicates the SCSI bus is in one of the information transfer phases.
DSENS	3	TTL	I	weak pullup	A low-level input initializes the internal latches and disables all drivers.
GND	5, 13–17, 40–44	N/A	N/A	N/A	Supply common
RESET	2	TTL	ı	weak pullup	Reset. A low-level input initializes the internal latches and disables all drivers.
RSTFLTR	1	TTL	I	weak pullup	Reset filter. Filtered input from the SCSI bus for a system reset. RSTFLTR differs from RESET by keeping the ARST and BRST drivers enabled.
SDB	20	TTL	0	N/A	A high-level logic signal that indicates a differential to single-ended data flow.
TEST	7	TTL	I	weak pulldown	Test. A high-level input that places the device in a test mode (see Table 1). It is grounded during normal operation.
TIMEOUT	9	Analog	I/O	N/A	Time out. This signal connects to an external RC time constant for a time out during bus arbitration.
Vcc	12, 18, 39, 45	N/A	N/A	N/A	5-V supply voltage
X1/CLK20	55	CMOS	ı	none	20-MHz crystal oscillator or clock input
X2	56	Analog	0	none	20-MHz crystal oscillator feedback



# schematics of inputs and outputs





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.3 V to 6 V
Differential bus voltage range (B side)	–10 V to 15 V
Signal-ended bus voltage range (A side and control)	0.3 V to 7 V
Continuous total power dissipation	See Dissipation Rating Table
Electrostatic discharge: B side (see Note 2): Class 3, A:	12 kV
Class 3, B:	400 V
All terminals: Class 2, A:	4 kV
Class 2, B:	400 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminals.

2. This absolute maximum rating is tested in accordance with MIL-STD-883C, Method 3015.7.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	OPERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING		
DGG	3333 mW	26.7 mW/°C	2133 mW		
DL	3709 mW	29.7 mW/°C	2374 mW		

 $<sup>\</sup>ddagger$  This is the inverse of the traditional junction-to-case thermal resistance (R $_{\theta}$ JA) for High-K (per JEDEC) PCB installations.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High level input voltage VIII	A side, DSENS, TEST, RESET, AND RSTFLTR	2			V
High-level input voltage, V <sub>IH</sub>	CLK40 AND X1/CLK20	0.7 V <sub>CC</sub>			V
Low level input veltage. Viv	A side, DENS, TEST, RESET, and RSTFLTR	4.75 5 5.25	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
Low-level input voltage, V <sub>IL</sub>	CLK40 AND X1/CLK20			0.2 V <sub>CC</sub>	V
Input voltage at any bus terminal (separately or	B side		2 V /CC  0.8  0.2 V CC  12  -7  -16  -4  16 m/ 4 m/ 20  40  MH	V	
common-mode), V <sub>I</sub>	D Side			V	
High-level output current, IOH	A side, DRVBUS, SDB, TIMEOUT	R 2 0.7 VCC 0.8 0.2 VCC 12 -7 -16 -4 16 4 20 40 0 125	mΛ		
High-level output current, IOH	X2			- 4	IIIA
Low level output ourrent lev	A side, DRVBUS, and SDB	4.75 5 5.25  2  0.7 V <sub>CC</sub> 0.8  0.2 V <sub>CC</sub> 12  -7  -16  -4  16  4  20  40  0 125	mA		
Low-level output current, IOL	X2			0.8 0.2 V <sub>CC</sub> 12 -7 -16 -4 16 4 20 40	mA
Clock fraguency for the	CLK20	ET, AND RSTFLTR 2  0.7 V <sub>CC</sub> T, and RSTFLTR 0.8  0.2 V <sub>CC</sub> 12  -7  EOUT -16  4  20  40  0 125		N 41 1-	
Clock frequency, fCLK	CLK40		40		IVITZ
Operating case temperature, T <sub>C</sub>		0		125	°C
Operating free-air temperature, TA		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>OD(H)</sub>	Driver differential high-level output voltage	B side except BBSY, BRST, and BSEL	See Figure 4	-0.8	-2.2		V
V <sub>OD(L)</sub>	Driver differential low-level output voltage	B side	See Figure 1	1	1.8		V
		AACK-, AATN-, AC/D-, AI/O-, AMSG-, AREQ-	V <sub>ID</sub> = -200 V, I <sub>OH</sub> = -16 mA	2.5	4.3		
l		DRVBUS, SDB	I <sub>OH</sub> = -16 mA	2.5	4.4		
VOH High-level output volta	High-level output voltage	TIMEOUT	Test and RESET at 0.8 V, All others open, I <sub>OH</sub> = -16 mA	2.5	4.5		V
		B side			3.4		
		X2	I <sub>OH</sub> = - 4 mA	3.2			
		DRVBUS, SDB	I <sub>OL</sub> = 16 mA			0.8	
\ \ \ - ·	Laurianal antontonalta aa	A side	V <sub>ID</sub> = 200 mV, I <sub>OL</sub> = 16 mA			0.8	V
VOL Low-level or	Low-level output voltage	B side			1.6		
		X2	I <sub>OL</sub> = 4 mA			0.8	
.,	Receiver positive-going	B side	oH = −16 mA, See Figure 2			0.2	
VIT	input threshold voltage	TIMEOUT			2.6		V
\/: <del>-</del>	Receiver negative-going	B side	I <sub>OL</sub> = 16 mA, See Figure 2	-0.2‡			V
V <sub>IT</sub> _	input threshold voltage	TIMEOUT		0.32 V <sub>CC</sub>		0.4 V <sub>CC</sub>	V
\/.	Receiver input hysteresis	B side			45		mV
V <sub>hys</sub>	$(V_{IT+} - V_{IT-})$	TIMEOUT		0.5			V
			V <sub>I</sub> = 12 V, V <sub>CC</sub> = 5 V, All other inputs at 0 V		0.6	1	
1.	Due input surrent	Deide	V <sub>I</sub> = 12 V, V <sub>CC</sub> = 0, All other inputs at 0 V		0.7	1	A
l tı	Bus input current	B side	V <sub>I</sub> = -7 V, V <sub>CC</sub> = 5 V, All other inputs at 0 V		-0.5	-0.8	mA
			$V_I = -7 \text{ V}, V_{CC} = 0,$ All other inputs at 0 V		-0.4	-0.8	
		A side		-2.0	-6	-8	mA
		DSENS, RESET, RSTFLTR	V <sub>IH</sub> = 2 V		-60	-100	
<u>[</u>	High-level input current	CLK40, X1/CLK20	1 "'		•	±20	
ΉΗ	r ligh-level input current	TEST	1			100	μΑ
		TIMEOUT	TEST at 2 V, A side and other control inputs at 0.8 V, B side open, V <sub>IH</sub> = 2 V			±25	



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The algebraic convention with the least positive (more negative) limit is designated minimum, is used in this data sheet for the differential input voltage only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (Continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
		A side			-6	-9	mA
		DSENS, RESET, RSTFLTR	V <sub>II</sub> = 0.8 V			-100	
	Low-level input current	CLK40, X1/CLK20	]			±30	
'"L	Low level input outlone	TEST				±30	μΑ
		TIMEOUT	TEST at 2 V, A side and other control inputs at 0.8 V, B side open, V <sub>IL</sub> = 0.8 V		±25		
los	Short circuit output current	B side	V <sub>O</sub> = 5 V and 0 V			±250	mA
		Disabled	RESET at 0.8 V, All others open		32	42	
Icc	Supply current	All A-side to B-side channels enabled	TEST and RSTFLTR at 2 V RESET at 0.8 V, All other inputs open, No load		72	95	mA
		All B-side to A-side channels enabled	TEST and B+ pins at 2 V, RESET, RSTFLTR, and B- pins at 0.8 V, All other inputs open, No load		51	72	
Со	Bus output capacitance		B side to GND, $V_I = 0.6 \sin(2\pi \ 10^6 \ t) + 1.5 \ V$		18	21	pF
l E		B side to A side, one channel		40		pF	
C <sub>pd</sub>	r ower dissipation capacitance	(SEE NOTE S)	A side to B side, one channel		100		pF

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 3: C<sub>pd</sub> determines the no-load dynamic current consumption, I<sub>S</sub> = C<sub>pd</sub> × V<sub>CC</sub> × f + I<sub>CC</sub> (I<sub>CC</sub> depends upon the output states and load circuits and is not necessarily the same I<sub>CC</sub> as specified in the electrical tables).



# switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYPT MAX	UNIT
	Delay time, A to B, high- to low-level or low- to high-lev-	'B1	AATN- AC/D- AI/O- AMSG-	BATN± BC/D± BI/O± BMSG±	See Figure 3	3.5	17.7	
		D1				3.1	15.3	1
			AACK- AREQ-	BACK± BREQ±	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	4.2	12.2	1
			ANLX	DIVLOCE	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 70°C	4.7	12.7	ns
<sup>t</sup> d1 <sup>, t</sup> d2	el output	'B2	AATN- AC/D- AI/O- AMSG-	BATN± BC/D± BI/O± BMSG±	See Figure 3	5.5	15.7	115
			1.101/	DAOK:		4.5	13.3	]
			AACK- AREQ-	BACK± BREQ±	$V_{CC} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	6.2	10.2	]
			711123	DIVLOC	$V_{CC} = 5 \text{ V}, T_{A} = 70^{\circ}\text{C}$	6.7	10.7	
	Skow part to part	'B1	AACK- AREQ-	BACK± BREQ±	See Note 4		8	ns
<sup>t</sup> sk(pp)	Skew, part-to-part	'B2	AACK- AREQ-	BACK± BREQ±	See Note 4		4	115
	Pulse skew	'B1	AACK- AREQ-	BACK± BREQ±	See Note 5		8	
<sup>t</sup> sk(p)		'B2	AACK- AREQ-	BACK± BREQ±	See Note 5		4	ns
		'B1	BATN± BC/D± BI/O± BMSG±	AATN- AC/D- AI/O- AMSG-	See Figure 4	5.1	17.9	
			BACK± BREQ±	AACK- AREQ-		5.3	18	ns
					$V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$	6.3	15.2	
	Delay time, B to A, high- to low-level or low- to high-lev-				$V_{CC} = 5 \text{ V}, T_A = 70^{\circ}\text{C}$	6.7	15.6	
<sup>t</sup> d3, <sup>t</sup> d4	el output	'B2	BATN± BC/D± BI/O± BMSG±	AATN- AC/D- AI/O- AMSG-	See Figure 4	7.3	14.6	113
		DZ				7.5	14.2	1
			BACK± BREQ±	AACK- AREQ-	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	8.5	13	]
			D1120(±	, <u></u>	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 70°C	8.9	13.4	
t-1 ()	Skew part-to-part	'B1	BACK± BREQ±	AACK- AREQ-	See Note 4		9	ne
<sup>t</sup> sk(pp)	oven bait-in-bait	'B2	BACK± BREQ±	AACK- AREQ-	See Note 4		4.5	ns
	Dulas aliani	'B1	BACK± BREQ±	AACK- AREQ-	See Note 5			
<sup>t</sup> sk(p)	Pulse skew	'B2	BACK± BREQ±	AACK- AREQ-	See Note 5		4	ns

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25°C.

<sup>5.</sup> Pulse skew is the difference between the high-to-low and low-to-high propagation delay times of any single channel.




NOTES: 4. Part-to-part skew is the magnitude of the difference in propagation delay times between any two devices when both operate with the same supply voltages, the same temperature, and the same loads.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT	
tPHL	Delay time, high- to low-level	TIMEOUT	DRVBUS	See Figure 5			200	ns	
tPLH	Delay time, low- to high-level	TIMEOUT	DKVBUS	See Figure 5			200	ns	
		ABSY-	BBSY±				200		
t <sub>dis</sub>	Disable time	ARST-	BRST±	See Figure 6			200	ns	
		ASEL-	BSEL±				200		
		ABSY-	BBSY±				40		
ten	Enable time	ARST-	BRST±	See Figure 6			55	ns	
CIT		ASEL-	BSEL±	]			39		
tdis1	Disable time	BRST±	ARST-				93	ns	
t <sub>dis2</sub>	Disable time	BSEL±	ASEL-				55	ns	
t <sub>dis3</sub>	Disable time	BBSY±	ABSY-	1			60	ns	
t <sub>en1</sub>	Enable time	BRST±	ARST-	See Figure 7			63	ns	
t <sub>en2</sub>	Enable time	BSEL±	ASEL-	]			45	ns	
t <sub>en3</sub>	Enable time	BBSY±	ABSY-	]			45	ns	
t <sub>en4</sub>	Enable time	BSEL±	ASEL-				92	ns	

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25°C.



- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_{\Gamma} \le 3$  ns,  $t_{\tilde{f}} \le 3$  ns, PRR  $\le 1$  MHz, 45% < duty cycle < 50%,  $Z_{\tilde{O}} = 50$   $\Omega$ .
  - B. Resistance values are with a tolerance of 5%.
  - C. All input voltage levels are held to within 0.01 V.

Figure 1. Differential Driver  $V_{OD}$ ,  $V_{OH}$ , and  $V_{OL}$  Test Circuit






Figure 2. Single-Ended Driver  $\rm V_{OD},\, \rm V_{OH},\, and\, \rm V_{OL}$  Test Circuit



NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 1$  ns,  $t_f \le 1$  ns, PRR  $\le 1$  MHz, 45% < duty cycle < 50%,  $Z_O = 50$   $\Omega$ .

- B. Resistance values are with a tolerance of  $\pm 5\%$ .
- C. All input voltage levels are held to within 0.01 V.

Figure 3. A-Side to B-Side Propagation Delay Time Test Circuit and Timing Definitions



- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_{\Gamma} \le 1$  ns,  $t_{f} \le 1$  ns PRR  $\le 1$  MHz, 45% < duty cycle < 50%,  $Z_{O} = 50$   $\Omega$ .
  - B. Resistance values are with a tolerance of  $\pm 5\%$ .
  - C. All input voltage levels are held to within 0.01 V.

Figure 4. B-Side to A-Side Propagation Delay Time Test Circuit and Timing Definitions

Table 1. Output Test Enabling (No Clock Input)

SIGNAL	BUS	CONTROL INPUT(s)							
SIGNAL	INPUT(s)	OUTPUT	TEST	RSTFLTR	RESET	BBSY-	BBSY+	ABSY-	DSENS
ATN, ACK, MSG, C/D, REQ, I/O	A	В	Н	Н	L				
ATN, ACK, MSG, C/D, REQ, I/O	В	Α	Н	L	L				
RST	A	В			$L \rightarrow H$	Н	L	Н	Н
RST	В	Α			$L \rightarrow H$	Н	L	Н	Н
SEL, BSY	В	Α	L	Н	$L \rightarrow H$				
SEL, BSY		В	Н	Н	L				Н
TIMEOUT	N/A	Н	L		L				
DRVBUS†	BBSY-/BBSY+, BSEL-/BSEL+, TIMEOUT	DRVBUS	Н	L	L				
TIMEOUT	N/A	Z	Н		L				

<sup>†</sup> For these conditions, DRVBUS = BSEL or BBSY and TIMEOUT together.






Figure 5. TIMEOUT to DRVBUS Delay Time Test Circuit and Timing Definitions



NOTE A: These are asynchronous events and do not necessarily align with clock edges.

Figure 6. A-Side to B-Side Enable and Disable Delay Time Test Circuit and Timing Definitions





NOTE A: These are asynchronous events and do not necessarily align with clock edges.

Figure 7. B-Side to A-Side Enable and Disable Delay Time Test Circuit and Timing Definitions

#### **APPLICATION INFORMATION**

To correctly set the direction of the SCSI bus signals, the SN75970B must follow the activity on the bus. An asynchronous, 5-state controller watches the state of all the bus control signals, sets the direction of each control signal as needed, and generates the DRVBUS and SDB outputs to control one or two external SN75971B SCSI differential converter-data devices. The controller never generates the data driven on a bus signal; it only enables the drivers. The clock input implements a 400-ns timer that is not part of the controller itself. Controller-state transitions occur immediately when all the transition conditions are met. Note that the frequency of the supplied clock, either 20 MHz or 40 MHz, must be correct in order to meet the SCSI specifications.

As shown in Figure 8, after reset, the controller begins in the bus free state. In case the controller was attached to an active differential bus, it waits for the SCSI bus free condition, defined as when BBSY and BSEL are deasserted for 400 ns. While waiting for the SCSI bus free condition, the state of BBSY and BSEL passes through to the A side. The A side bus device cannot take part in bus activity during this condition before the SCSI bus free condition. Once SCSI bus free is detected, the SCSI arbitration state is entered. Both ABSY and BBSY are enabled; thus when either signal asserts, both drivers turn on and both signals remain asserted until this state is left. Normally the SCSI arbitration state ends after the winner of arbitration asserts BSEL. This would cause the controller to go to the select 1 state. However, when BSEL is not asserted, a timeout would eventually be detected and cause a reset of the controller. In the select 1 state two latches are open, DSEL\_LATCH and RESEL\_LATCH. The first latch captures the state of BSEL so that following states can determine whether the arbitration winner was on the A side or B side.



#### NO **Bus Free** State 400 ns of RESET **Enable ABSY and ASEL** BBSY = BSEL = 0? **SCSI Bus Free Condition** ASEL or **Enable ABSY and BBSY** (DSEL\_LATCH and Set DSEL\_LATCH to BSEL SCSI YES BSEL)? Set RESEL LATCH to AI/O Arbitration NO State NO NO YES BBSY' RESET TIMEOUT NO Set RESEL\_LATCH to AI/O DSEL\_LATCH = 1 YES **Enable A Side Enable B Side** Select 1 State NO NO 400 ns of 400 ns of BBSY = 0? ABSY = 0? YES YES YES NO NO YES ABSY = 1 And ASEL = 11 BBSY = 0? Select 2 State Continued on Figure 9

APPLICATION INFORMATION

Figure 8. Bus Free, SCSI Arbitration, and Select 1 State Flow Chart

The second latch captures the state of AI/O, this is true during a reselection phase but not during the selection phase. When the bus is in the selection or reselection phase, the controller enters the select 1 state. There are three possible flows depending on bus events. The first flow is that the SCSI controller on the A side won the arbitration and asserted ASEL. In this event DSEL\_LATCH would not be set. The controller passes all signals to the B side and waits for ABSY to deassert for 400 ns, indicating that the A side controller is selecting or reselecting a device on the B side. The object of the A side controller must be on the B side since only one device is allowed on the A side.

The second possible flow is that DSEL\_LATCH is set, indicating that the arbitration winner is on the B side, and the winner is selecting or reselecting the device on the A side. The controller passes all signals to the A side and waits for BBSY to deassert for 400 ns. When the A side controller responds by asserting ABSY, the controller detects ABSY asserted and BBSY deasserts and goes to the select 2 state.

#### APPLICATION INFORMATION

The third possible flow is that a device on the B side won the arbitration and is selecting or reselecting another device on the B side. DSEL\_LATCH is set, and 400 ns of BBSY is asserted first by the object of the selection or reselection. Since ASEL is still asserted, the controller remains in the select 1 state throughout the selection or reselection. If the BBSY deassertion is missed by the timer, again the controller remains in the select 1 state. Once the transfer state is entered, BBSY is asserted and BSEL is dropped. This again returns the controller to a select 1 state. At the end of the transfer both BBSY and BSEL are deasserted. After the timer limit is reached, the controller goes to the arbitration state for the next bus arbitration.

The controller enters the select 2 state (see Figure 9) during the selection or reselection phases when the initiator and terminator are on the opposite side of SDCC. In this state the RESEL\_LATCH is closed, capturing the value of the I/O. When RESEL\_LATCH is one, reselection is indicated. When RESEL\_LATCH equals zero, a selection is indicated. RESEL\_LATCH, along with the DSEL\_LATCH, now defines which side the initiator is on and therefore what direction to establish for all the bus signals. The target must be on the other side; if both target and initiator were on the B side, the select 2 state would never be entered.

When the RESEL\_LATCH is zero, indicating a selection, the connection is not made. When DSEL\_LATCH is one, the initiator is on the B side and the control lines it drives have their A side drivers enabled. These terminals are the initiator group of ACK and ATN along with SEL. The other terminals are driven by the target and have the B side drivers enabled. They are the target group of REQ, MSG, C/D, and I/O, along with BSY. When DSEL\_LATCH is zero the connection is reversed. Since transfer states are not started, DRVBUS is set to 1, indicating that the data transceiver chips should not take their direction control from SDB and should be actively negated. SDB is generated from I/O and is the bus signal that determines data transfer direction. In this case it indicates the selection phase, the controller immediately transfers to the transfer state, where exactly the same actions are done.

When the RESEL\_LATCH is 1 indicating a reselection, there are one or more actions before information states can be entered. When the target reselects the initiator, the initiator responds by asserting BSY. Once the connection is made, the assertion of BSY must be changed over to the target, and the controller must reverse the BSY driver direction. It does this when SEL deasserts by transferring to the transfer state where the BSY direction is reversed. In the select 2 state all the control line directions are set as appropriate, except that DRVBUS is not yet asserted. In the transfer state DRBVUS is set as well.

The controller remains in the transfer state during all other SCSI states. When a bus free state is detected, it goes back to the arbitration state to wait for the next activity. Note that after BBSY and BSEL deassert, the controller continues to actively drive the control lines and the data lines through DRVBUS until 400 ns of continuous deassertion is detected. The drivers are turned off only when the state change occurs.

Figure 10 shows a typical system configuration. The timeout function used in the arbitration state is implemented with a resistor and capacitor connected to the  $\overline{\text{TIMEOUT}}$  terminal. During reset and whenever the timer is not in use, the terminal is driven to  $V_{CC}$ . The timer starts when the driver turns off, allowing the capacitor to charge and the  $\overline{\text{TIMEOUT}}$  terminal to drop to ground. When  $V_{IT}$  is reached, the driver turns on, discharging the capacitor and returning  $\overline{\text{TIMEOUT}}$  to  $V_{CC}$ . A timeout event is declared after the driver turns back on and  $\overline{\text{TIMEOUT}}$  exceeds  $V_{IT+}$ .

RST can be asserted on either the A or B side, and is driven to the other side. The drive to the other side is controlled by a bidirectional latch. When one side asserts, the other side is asserted and a latch is set to that direction. When the first side deasserts, the driver turns off, but the direction is held until both sides are deasserted. Only then can the direction change.



#### **APPLICATION INFORMATION**





Figure 9. SCSI Select 1, Select 2, and Transfer State Flow Chart

#### **APPLICATION INFORMATION**

The SCSI bus signal RST does not directly clear SDCC internal logic. Instead, the RSTFLTR terminal can be connected as ARST—so that a bus reset clears SDCC. RSTFLTR clears the internal controller but does not clear the RST bidirectional latch. By connecting these terminal externally through a RC filter as shown in Figure 8, noise pulses on the bus may be filtered as recommended by the SCSI-2 specification.



NOTES: A. When using the 40 MHz clock input, X1 must be connected to  $V_{\hbox{\footnotesize{CC}}}$ .

B. The oscillator cell of the SN75970B is for a series-resonant crystal and needs approximately 10 pF (including fixture capacitance) from X1 and X2 to ground in order to function.

Figure 10. Typical Application of the SN75970B and SN75971B




## **MECHANICAL INFORMATION**

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153

#### **MECHANICAL INFORMATION**

## DL (R-PDSO-G\*\*)

# 48 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated