
SLLS019F - JUNE 1986 - REVISED JULY 2004

- Suitable for IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- Designed to Implement Control Bus Interface
- Designed for Single Controller
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max Per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V_{CC} = 0)
- Power-Up/Power-Down Protection (Glitch Free)

description/ordering information

The SN75ALS161 eight-channel general-purpose interface bus transceivers are high-speed, advanced low-power Schottky-process devices designed to provide the



CHANNEL-IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	Control
TE	Talk Enable	Control
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus
IFC	Interface Clear	Management
EOI	End or Identify	
DAV	Data Valid	5.
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	Hansiei

bus-management and data-transfer signals between operating units of a single-controller instrumentation system. When combined with the SN75ALS160 octal bus transceivers, this device provides a complete 16-wire interface for the IEEE 488 bus.

The SN75ALS161 device features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the direction-control (DC) and talk-enable (TE) signals.

The driver outputs general-purpose interface bus (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when $V_{CC} = 0$. The drivers are designed to handle sink-current loads up to 48 mA. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV on the commercial part, and 250 mV on the military part, minimum, for increased noise immunity. All receivers have 3-state outputs, to present a high impedance to the terminal when disabled.

The SN75ALS161 is characterized for operation from 0°C to 70°C.

ORDERING INFORMATION

T _A PACKAGE [†]			ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP (N)	Tube of 20	SN75ALS161N	SN75ALS161N	
0°C to 70°C	0010 (514)	Tube of 25	SN75ALS161DW	7541.0404	
	SOIC (DW)	Reel of 2000	SN75ALS161DWR	75ALS161	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS019F - JUNE 1986 - REVISED JULY 2004

FUNCTION TABLE RECEIVE/TRANSMIT

C	ONTRO	LS	BUS	-MANA	SEMENT	CHANN	IELS	DATA-TR	ANSFER CI	HANNELS					
DC	TE	ATN†	ATN [†] SRQ REN IFC (CONTROLLED BY DC)				EOI	DAV (CON	DAV NDAC NR (CONTROLLED BY TE)						
Н	Н	Н	,	_	,	,	Т	-	_	,					
Н	Н	L	R	ı	R	R	R	ı	R	R					
L	L	Н	_	_	_	_	_	_		_	_	R	-	-	+
L	L	L	l '	R	1	1	Т	R	ı	ı					
Н	L	Х	R	Т	R	R	R	R	Т	Т					
L	Н	Χ	Т	R	Т	Т	T	Т	R	R					

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side.

Data transfer is noninverting in both directions.




[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

logic diagram (positive logic)



SLLS019F - JUNE 1986 - REVISED JULY 2004

schematics of inputs and outputs



SLLS019F - JUNE 1986 - REVISED JULY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		. 7 V
Input voltage, V _I		
Low-level driver output current, I _{OL}) mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3):	: DW package 58°	C/W
	N package 69°	,C/W
Operating virtual junction temperature, T _J		50°C
Storage temperature range, T _{sto}	–65°C to 15	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.75	5	5.25	V	
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				8.0	V	
	I Park Town London London	Bus ports with pullups active			- 5.2	mA	
ЮН	High-level output current	Terminal ports			- 800	μΑ	
		Bus ports			48		
IOL	Low-level output current	Terminal ports			16	mA	
TA	Operating free-air temperature		0		70	°C	

SLLS019F - JUNE 1986 - REVISED JULY 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†			MIN	TYP‡	MAX	UNIT
٧ıĸ	Input clamp voltage		$I_{I} = -18 \text{ mA}$				-0.8	-1.5	V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})	Bus				0.4	0.65		V
		Terminal	I _{OH} = - 800 μA,	V _{CC} = MIN	T _A = 25°C and MAX	2.7	3.5		
., 8	LPak lavel extend value				$T_A = MIN$	2.7	3.5		.,
V _{OH} §	High-level output voltage	Bus	I _{OH} = - 5.2 mA,	V _{CC} = MIN	T _A = 25°C and MAX	2.2			V
					$T_A = MIN$	2.2			
V	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA},$	$V_{CC} = MIN$			0.3	0.5	V
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA},$	$V_{CC} = MIN$			0.35	0.5	V
lį	Input current at maximum input voltage	Terminal	V _I = 5.5 V,	$V_{CC} = MAX$			0.2	100	μΑ
lН	High-level input current	Terminal and control inputs	V _I = 2.7 V,	V _{CC} = MAX			0.1	20	μΑ
			$I_{I(bus)} = 0$			2.5	3	3.7	
V _{I/O}	Voltage at GPIB I/O port	$I_{I(bus)} = 0$			2.5	3	3.7	V	
			$I_{I(bus)} = -12 \text{ mA}$	l				-1.5	
I _{IL}	Low-level input current	Terminal and control inputs	V _I = 0.5 V,	V _{CC} = MAX			-10	-100	μΑ
			$V_{I(bus)} = -1.5 V$	to 0.4 V		-1.3			
			$V_{I(bus)} = 0.4 V t$	o 2.5 V		0		-3.2	
I _{I/O}	Current into GPIB I/O port	to GPIB I/O port		V _{I(bus)} = 2.5 V to 3.7 V				2.5 -3.2	mA
	·		V _{I(bus)} = 3.7 V to 5 V		0		2.5		
			V _{I(bus)} = 5 V to 5.5 V		0.7		2.5		
		Power off	VCC = 0	$V_{I(bus)} = 0 to$	o 2.5 V			40	μΑ
8	Short-circuit output current	Terminal	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			-15	-35	-75	mA
los§	Short-Groun output current	Bus	V _{CC} = MAX			-25	-50	-125	IIIA
ICC	Supply current		No load,	TE and DC lo			55	75	mA
C _{I/O}	GPIB I/O port capacitance		$V_{CC} = 0 \text{ to 5 V},$	$V_{I/O} = 0 \text{ to } 2$	V, f = 1 MHz		30		pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


[‡] All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C. § V_{OH} and I_{OS} apply to 3-state outputs only.

SLLS019F - JUNE 1986 - REVISED JULY 2004

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C _I = 30 pF,		10	20		
^t PHL	Propagation delay time, high- to low-level output	remina	bus	See Figure 1		12	20	ns	
tPLH	Propagation delay time, low- to high-level output	D	Tomorional	C _L = 30 pF,		5	10	ns	
tPHL	Propagation delay time, high- to low-level output	Bus	Terminal	See Figure 2		7	14		
^t PZH	Output enable time to high level		Bus (ATN, EOI, REN, IFC, and DAV)	C _L = 15 pF, See Figure 3			30		
^t PHZ	Output disable time from high level	TE -: DC					20		
tPZL	Output enable time to low level	TE or DC					45	ns	
t _{PLZ}	Output disable time from low level		,				20		
^t PZH	Output enable time to high level						30		
^t PHZ	Output disable time from high level	TE or DC	Torminal	C _L = 15 pF, See Figure 4			25	20	
tpzL	Output enable time to low level	TEULDO	Terminal				30	ns	
tPLZ	Output disable time from low level						25		

[†] All typical values are at $T_A = 25$ °C.




NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms






NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$


Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms



NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 3. Bus Load Circuit and Voltage Waveforms




NOTES: A. C_L includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{Q} =$ 50 Ω .

Figure 4. Terminal Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS[†]




TERMINAL OUTPUT VOLTAGE vs




† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS[†]





GPIB I/O BUS

BUS OUTPUT VOLTAGE
vs
TERMINAL INPUT VOLTAGE





Figure 10



† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.





.com 18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75ALS161DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS161DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS161DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS161DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS161N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS161NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated