Distributed by:

JAMECO

ELECTRONICS


# www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 758920

SLLS046C - JANUARY 1989 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ITU Recommendations V.10, V.11, X.26, and X.27
- Designed to Operate Up To 20 Mbaud
- -7 V to 7 V Common-Mode Input Voltage Range With 300-mV Sensitivity
- 3-State TTL-Compatible Outputs
- High Input Impedance . . . 12 kΩ Min
- Input Hysteresis . . . 120 mV Typ
- Single 5-V Supply Operation
- Low Supply Current Requirement 35 mA Max
- Improved Speed and Power Consumption Compared to MC3486



### description

The SN75ALS199 is a monolithic, quadruple line receiver with 3-state outputs designed using advanced, low-power, Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication, providing significantly less power consumption and permitting much higher data throughput than other designs. The device meets the specification of ITU Recommendations V.10, V.11, X.26, and X.27.

The SN75ALS199 features 3-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open. The device is optimized for balanced multipoint bus transmission at rates up to 20 megabits per second. The input features high-input impedance, input hysteresis for increased noise immunity, and an input sensitivity of  $\pm 300$  mV over a common-mode input voltage range of  $\pm 7$  V. It also features an active-high enable function for each of two receiver pairs. The SN75ALS199 is designed for optimum performance when used with the SN75ALS194 quadruple, differential line driver.

The SN75ALS199 is characterized for operation from 0°C to 70°C.

# FUNCTION TABLE (each receiver)

DIFFERENTIAL INPUTS A-B	EN	OUTPUT Y
V <sub>ID</sub> ≥ 0.3 V	Н	Н
-0.3 V < V <sub>ID</sub> < 0.3 V	Н	?
$V_{ID} \le -0.3 V$	Н	L
X	L	Z
Open	Н	Н


H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram





## schematics of inputs and outputs



SLLS046C - JANUARY 1989 - REVISED MAY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, V <sub>I</sub> (A or B inputs)	
Differential input voltage, V <sub>ID</sub> (see Note 2)	±15 V
Enable input voltage, V <sub>I</sub>	
Low-level output current, I <sub>OL</sub>	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	– 65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 second	ds 260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
N	1150 mW	9.2 mW/°C	736 mW

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>			±7	V
Differential input voltage, V <sub>ID</sub>			±12	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			- 400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

SLLS046C - JANUARY 1989 - REVISED MAY 1995

### electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage					300	mV
VIT-	Negative-going input threshold voltage			-300‡			mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				120		mV
٧IK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V
VOH	High-level output voltage	$V_{ID} = 300 \text{ mV},$	ΙΟΗ = – 400 μΑ	2.7	3.6		V
Vai	I am land autout valtage	\/ 000\/	$I_{OL} = 8 \text{ mA}$			0.45	V
VOL	Low-level output voltage	$V_{ID} = -300 \text{ mV}$	I <sub>OL</sub> = 16 mA			0.5	V
I - I limb important action of the contract account		$V_{IL} = 0.8 \text{ V},  V_{ID} = -3 \text{ V},  V_{O} = 2.7 \text{ V}$				20	μΑ
loz	High-impedance-state output current	$V_{IL} = 0.8 \text{ V},  V_{IO} = 3 \text{ V},$	$V_0 = 0.5 V$			-20	μΑ
l. Line input numera		Other input at 0 V,	V <sub>I</sub> = 15 V		0.7	1.2	mA
11	Line input current	See Note 3	V <sub>I</sub> = −15 V		-1	-1.7	IIIA
	High level enable input ourrent		V <sub>IH</sub> = 2.7 V			20	μΑ
I <sub>IH</sub> High-level enable-input current			V <sub>IH</sub> = 5.25 V			100	μΑ
IլL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				-100	μΑ
	Input resistance			12	18		kΩ
los	Short-circuit output current§	V <sub>ID</sub> = 3 V,	V <sub>O</sub> = 0	-15	-78	-130	mA
ICC	Supply current	Outputs disabled			22	35	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	$V_{ID} = 0 V \text{ to } 3 V,$	$C_L = 15 pF$ ,		15	22	ns
tPHL	Propagation delay time, high- to low-level output	See Figure 2			15	22	115
<sup>t</sup> PZH	Output enable time to high level	C <sub>I</sub> = 15 pF,	See Figure 3		13	25	no
tPZL	Output enable time to low level	CL = 15 pr,	See Figure 3		11	25	ns
tPHZ	Output disable time from high level	C 15 pE	See Figure 3		13	25	no
<sup>t</sup> PLZ	Output disable time from low level	C <sub>L</sub> = 15 pF,	See Figure 3		15	22	ns

<sup>‡</sup>The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.

<sup>9</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 3: Refer to ITU Recommendations V.10 and V.11 for exact conditions.

### PARAMETER MEASUREMENT INFORMATION






Figure 1. V<sub>OH</sub> and V<sub>OL</sub> Test Circuit



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns.
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms


### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.

Figure 3. Test Circuit and Voltage Waveforms














Figure 10




Figure 9




Figure 11



# LOW-LEVEL OUTPUT VOLTAGE

### FREE-AIR TEMPERATURE




Figure 12

## LOW-LEVEL OUTPUT VOLTAGE

## VS




Figure 13

# LOW-LEVEL OUTPUT VOLTAGE

### LOW-LEVEL OUTPUT CURRENT





Figure 14








Figure 17






Figure 16





**INPUT CURRENT** 


**INPUT VOLTAGE TO GND** 



3 T<sub>A</sub> = 25°C 2 - Input Current - mA 1 0 -1 - 2 -3 - 20 - 15 - 10 - 5 0 5 10 15 20 VI - Input Voltage to GND - V

Figure 19

Figure 20






Figure 21







i.com 12-Jan-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75ALS199D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS199DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS199DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS199DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS199N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS199NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated