


# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

- Meets or Exceeds the EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V.11
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . .  $\pm 200$  mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Common-Mode Input Voltage Range of  $-7$  V to 12 V
- Pin Compatible With SN75175 and LTC489

D, DW, OR N PACKAGE  
(TOP VIEW)



## description

The SN65LBC175 and SN75LBC175 are monolithic, quadruple, differential line receivers with 3-state outputs designed to meet the requirements of the EIA standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V.11. The devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The receivers are enabled in pairs, with an active-high enable input. Each differential receiver input features high impedance, hysteresis for increased noise immunity, and sensitivity of  $\pm 200$  mV over a common-mode input voltage range of 12 V to  $-7$  V. The fail-safe design ensures that when the inputs are open-circuited, the outputs are always high. Both devices are designed using the TI proprietary LinBiCMOS™ technology allowing low power consumption, high switching speeds, and robustness.

These devices offer optimum performance when used with the SN75LBC172 or SN75LBC174 quadruple line drivers. The SN65LBC175 is available in the 16-pin DIP (N), small-outline package (D), and the wide small-outline package (DW). The SN75LBC175 is available in the 16-pin DIP (N) and the small-outline package (D).

The SN65LBC175 is characterized over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The SN75LBC175 is characterized for operation over the commercial temperature range of  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### AVAILABLE OPTIONS

PACKAGE	TEMPERATURE RANGE	
	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$	$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$
SOIC	SN75LBC175D	SN65LBC175D
Wide SOIC	—	SN65LBC175DW
PDIP	SN75LBC175N	SN65LBC175N



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS


SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)




FUNCTION TABLE  
(each receiver)

DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y
$V_{ID} \geq 0.2 \text{ V}$	H	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	H	?
$V_{ID} \leq -0.2 \text{ V}$	H	L
X	L	Z
Open circuit	H	H

H = high level, L = low level, X = irrelevant,  
Z = high impedance (off), ? = indeterminate

## schematics of inputs and outputs



# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ (see Note 1)	–0.3 V to 7 V
Input voltage, $V_I$ (A or B inputs)	±25 V
Differential input voltage, $V_{ID}$ (see Note 2)	±25 V
Voltage range at Y, 1/2EN, 3/4EN	–0.3 V to $V_{CC} + 0.5$ V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, $T_A$ : SN65LBC175	–40°C to 85°C
SN75LBC175	0°C to 70°C
Storage temperature range, $T_{stg}$	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.  
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

**DISSIPATION RATING TABLE**

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
D	1100 mW	8.7 mW/°C	709 mW	578 mW
DW	1200 mW	9.6 mW/°C	770 mW	625 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
Common-mode input voltage, $V_{IC}$		–7		12	V
Differential input voltage, $V_{ID}$				±6	V
High-level input voltage, $V_{IH}$	EN inputs	2			V
Low-level input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$				–8	mA
Low-level output current, $I_{OL}$				8	mA
Operating free-air temperature, $T_A$	SN65LBC175	–40		85	°C
	SN75LBC175	0		70	



# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	I <sub>O</sub> = -8 mA			0.2	V	
V <sub>IT-</sub>	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA	-0.2			V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )			45		mV	
V <sub>IK</sub>	Enable input clamp voltage	I <sub>I</sub> = -18 mA	-0.9	-1.5		V	
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -8 mA	3.5	4.5		V	
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV, I <sub>OL</sub> = 8 mA		0.3	0.5	V	
I <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>			±20	μA	
I <sub>I</sub>	Bus input current	A or B inputs	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V, Other inputs at 0 V		0.7	1	mA
			V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0 V, Other inputs at 0 V		0.8	1	
			V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 5 V, Other inputs at 0 V		-0.5	-0.8	
			V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 0 V, Other inputs at 0 V		-0.4	-0.8	
I <sub>IH</sub>	High-level enable input current	V <sub>IH</sub> = 5 V			±20	μA	
I <sub>IL</sub>	Low-level enable input current	V <sub>IL</sub> = 0 V			-20	μA	
I <sub>OS</sub>	Short-circuit output current	V <sub>O</sub> = 0	-80	-120		mA	
I <sub>CC</sub>	Supply current	Outputs enabled, I <sub>O</sub> = 0, V <sub>ID</sub> = 5 V		11	20	mA	
		Outputs disabled		0.9	1.4		

† All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

**switching characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C**


PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	V <sub>ID</sub> = -1.5 V to 1.5 V,	11	22	30	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 1	11	22	30	ns
t <sub>PZH</sub>	Output enable time to high level	See Figure 2		17	30	ns
t <sub>PZL</sub>	Output enable time to low level	See Figure 3		18	30	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 2		30	40	ns
t <sub>PLZ</sub>	Output disable time from low level	See Figure 3		23	30	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	See Figure 2		4	6	ns
t <sub>t</sub>	Transition time	See Figure 1		3	10	ns




# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## PARAMETER MEASUREMENT INFORMATION



**Figure 1.  $t_{pLH}$  and  $t_{pHL}$  Test Circuit and Voltage Waveforms**




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.

**Figure 2.  $t_{pHZ}$  and  $t_{pZH}$  Test Circuit and Voltage Waveforms**

# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## PARAMETER MEASUREMENT INFORMATION



### TEST CIRCUIT

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or equivalent.

Figure 3.  $t_{pZL}$  and  $t_{PLZ}$  Test Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS




Figure 4




Figure 5

# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8




Figure 9

# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS


SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## MECHANICAL DATA

D (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-012



# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS


SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## MECHANICAL DATA

**DW (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

**16 PINS SHOWN**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-013



# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS


SLLS171F – OCTOBER 1993 – REVISED NOVEMBER 2001

## MECHANICAL DATA

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001 (20 pin package is shorter than MS-001.)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265