

SN75LBC241 LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS

SLLS137F – MAY 1992 – REVISED FEBRUARY 2001

- Operates With Single 5-V Power Supply
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Improved Performance Replacement for MAX241
- Operates at Data Rates up to 100 kbit/s Over a 3-m Cable
- Low-Power Shutdown Mode . . . $\leq 1 \mu\text{A}$ Typ
- LinBiCMOS™ Process Technology
- Four Drivers and Five Receivers
- $\pm 30\text{-V}$ Input Levels
- 3-State TTL/CMOS Receiver Outputs
- $\pm 9\text{-V}$ Output Swing With a 5-V Supply
- Applications
 - TIA/EIA-232-F Interface
 - Battery-Powered Systems
 - Terminals
 - Modems
 - Computers
- Packaged in Plastic Small-Outline Package

DW PACKAGE
(TOP VIEW)

TOUT3	1	28	TOUT4
TOUT1	2	27	RIN3
TOUT2	3	26	ROUT3
RIN2	4	25	SHUTDOWN
ROUT2	5	24	$\overline{\text{EN}}$
TIN2	6	23	RIN4
TIN1	7	22	ROUT4
ROUT1	8	21	TIN4
RIN1	9	20	TIN3
GND	10	19	ROUT5
V _{CC}	11	18	RIN5
C1+	12	17	V _{SS}
V _{DD}	13	16	C2–
C1–	14	15	C2+

description

The SN75LBC241 is a low-power LinBiCMOS™ line-interface device containing four independent drivers and five receivers. It is designed as a plug-in replacement for the Maxim MAX241. The SN75LBC241 provides a capacitive-charge-pump voltage generator to produce RS-232 voltage levels from a 5-V supply. The charge-pump oscillator frequency is 20 kHz. Each receiver converts RS-232 inputs to 5-V TTL/CMOS levels. The receivers have a typical threshold of 1.2 V and a typical hysteresis of 0.5 V and can accept $\pm 30\text{-V}$ inputs. Each driver converts TTL/CMOS input levels into RS-232 levels.

The SN75LBC241 includes a receiver, a 3-state control line, and a low-power shutdown control line. When the $\overline{\text{EN}}$ line is high, receiver outputs are placed in the high-impedance state. When $\overline{\text{EN}}$ is low, normal operation is enabled.

The shutdown mode reduces power dissipation to less than $5 \mu\text{W}$, typically. In this mode, receiver outputs have high impedance, driver outputs are turned off, and the charge-pump circuit is turned off. When SHUTDOWN is high, the shutdown mode is enabled. When SHUTDOWN is low, normal operation is enabled.

This device has been designed to conform to TIA/EIA-232-F and ITU Recommendation V.28.

The SN75LBC241 has been designed using LinBiCMOS technology and cells contained in the Texas Instruments LinASIC™ library. Use of LinBiCMOS circuitry increases latch-up immunity in this device over an all-CMOS design.

The SN75LBC241 is characterized for operation from 0°C to 70°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS and LinASIC are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 2001, Texas Instruments Incorporated

SN75LBC241

LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS


SLLS137F – MAY 1992 – REVISED FEBRUARY 2001

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN75LBC241

LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS

SLLS137F – MAY 1992 – REVISED FEBRUARY 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input supply voltage range, V_{CC} (see Note 1)	–0.3 V to 6 V
Positive output supply voltage range, V_{DD}	V_{CC} –0.3 V to 15 V
Negative output supply voltage range, V_{SS}	0.3 V to –15 V
Input voltage range, V_I : Driver	–0.3 V to $V_{CC} + 0.3$ V
Receiver	±30 V
Output voltage range, V_O : TOUT	V_{SS} –0.3 V to $V_{DD} + 0.3$ V
ROUT	–0.3 V to $V_{CC} + 0.3$ V
Short-circuit duration: TOUT	Unlimited
Continuous total dissipation	See Dissipation Rating Table
Package thermal impedance, θ_{JA} (see Note 2)	46°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	OPERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
DW	1603 mW	12.8 mW/°C	1026 mW

recommended operating conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	Supply voltage, V _{CC}	4.5	5	5.5	V
V _{IH}	High-level input voltage	T _{IN}	2			V
		EN, SHUTDOWN	2.4			
V _{IL}	Low-level input voltage	T _{IN} , EN, SHUTDOWN	0.8			V
	External charge-pump capacitor	C1–C4 (see Figure 5)	1			μF
	External charge-pump capacitor voltage rating	C1, C3 (see Figure 5)	6.3			V
		C2, C4 (see Figure 5)	16			
V _I	Receiver input voltage		±30			V
T _A	Operating free-air temperature		0		70	°C



SN75LBC241

LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS

SLLS137F – MAY 1992 – REVISED FEBRUARY 2001

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{OH} High-level output voltage	TOUT	R _L = 3 kΩ to GND, See Note 3	5	9		V
	ROUT	I _{OH} = –1 mA	3.5			
V _{OL} Low-level output voltage	TOUT	R _L = 3 kΩ to GND, See Note 4		–9 [‡]	–5	V
	ROUT	I _{OL} = 3.2 mA			0.4	
V _{IT+} Receiver positive-going input threshold voltage	RIN	V _{CC} = 5 V, T _A = 25°C		1.7	2.4	V
V _{IT–} Receiver negative-going input threshold voltage	RIN	V _{CC} = 5 V, T _A = 25°C	0.8	1.2		V
V _{hys} Input hysteresis voltage (V _{IT+} – V _{IT–})	RIN	V _{CC} = 5 V		0.5	1	V
r _i Receiver input resistance	RIN	V _{CC} = 5 V, T _A = 25°C	3	5	7	kΩ
r _o Output resistance	TOUT	V _{DD} = V _{SS} = V _{CC} = 0, V _O = ±2 V	300			Ω
I _{OS} Short-circuit output current [§]	TOUT	V _{CC} = 5.5 V, V _O = 0		±10		mA
I _{IS} Short-circuit input current	TIN	V _I = 0			200	μA
I _{CC} Supply current		V _{CC} = 5.5 V, T _A = 25°C, All outputs open		4	8	mA
		All outputs open, T _A = 25°C, SHUTDOWN high		1	10	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

[§] Not more than one output should be shorted at one time.

NOTES: 3. Total I_{OH} drawn from TOUT1, TOUT2, TOUT3, TOUT4, and V_{DD} terminals should not exceed 12 mA.


4. Total I_{OL} drawn from TOUT1, TOUT2, TOUT3, TOUT4, and V_{SS} terminals should not exceed –12 mA.

switching characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH(R)} Receiver propagation-delay time, low- to high-level output		See Figure 1		500		ns
t _{PHL(R)} Receiver propagation-delay time, high- to low-level output		See Figure 1		500		ns
t _{PZH} Receiver output-enable time to high level		See Figure 4		100		ns
t _{PZL} Receiver output-enable time to low level		See Figure 4		100		ns
t _{PHZ} Receiver output-disable time from high level		See Figure 4		50		ns
t _{PLZ} Receiver output-disable time from low level		See Figure 4		50		ns
SR Driver slew rate		R _L = 3 kΩ to 7 kΩ, C _L = 2500 pF, See Figure 3			30	V/μs
SR _(tr) Driver transition-region slew rate		R _L = 3 kΩ to 7 kΩ, C _L = 2500 pF, See Figure 3	4	6		V/μs



PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics: $Z_O = 50\ \Omega$, duty cycle $\leq 50\%$.
 B. C_L includes probe and jig capacitance.
 C. All diodes are 1N3064 or equivalent.

Figure 1. Receiver Test Circuit and Waveforms for t_{PHL} and t_{PLH} Measurement




TEST CIRCUIT



VOLTAGE WAVEFORMS


- NOTES: A. The pulse generator has the following characteristics: $Z_O = 50\ \Omega$, duty cycle $\leq 50\%$.
 B. C_L includes probe and jig capacitance.

Figure 2. Driver Test Circuit and Waveforms for t_{PHL} and t_{PLH} Measurement (5- μ s Input)



TEST CIRCUIT

$$SR = \frac{6\text{ V}}{t_{THL} \text{ or } t_{TLH}}$$



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics: $Z_O = 50\ \Omega$, duty cycle $\leq 50\%$.
 B. C_L includes probe and jig capacitance.


Figure 3. Test Circuit and Waveforms for t_{THL} and t_{TLH} Measurement (20- μ s Input)

SN75LBC241

LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS

SLLS137F – MAY 1992 – REVISED FEBRUARY 2001


PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics: $Z_O = 50\ \Omega$, duty cycle $\leq 50\%$.
 B. C_L includes probe and jig capacitance.

Figure 4. Receiver Output Enable and Disable Timing

APPLICATION INFORMATION



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265