

www.ti.com

9-CHANNEL DUAL-MODE TRANSCEIVERS

FEATURES


- 9 Channels for the Data and Control Paths of the Small Computer Systems Interface (SCSI)
- Supports Single-Ended and Low-Voltage Differential (LVD) SCSI
- CMOS Input Levels ('LVDM976) or TTL Input Levels ('LVDM977) Available
- Includes DIFFSENS Comparators on CDE0
- Single-Ended Receivers Include Noise Pulse Rejection Circuitry
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch
- Low Disabled Supply Current 7 mA Maximum
- Power-Up/Down Glitch Protection
- Bus is High-Impedance With V_{CC} = 1.5 V
- Pin-Compatible With the SN75976ADGG High-Voltage Differential Transceiver

DESCRIPTION

The SN75LVDM976 and SN75LVDM977 have nine transceivers for transmitting or receiving the signals to or from a SCSI data bus. They offer electrical compatibility to both the single-ended signaling of X3.277:1996-SCSI-3 Parallel Interface (Fast-20) and the new low-voltage differential signaling method of proposed standard 1142-D SCSI Parallel Interface – 2 (SPI-2).

The differential drivers are nonsymmetrical. The SCSI bus uses a dc bias on the line to allow terminated fail safe and wired-OR signaling. This bias can be as high as 125 mV and induces a difference in the high-to-low and low-to-high transition times of a symmetrical driver. In order to reduce pulse skew, an LVD SCSI driver's output characteristics become nonsymmetrical. In other words, there is more assertion current than negation current to or from the driver. This allows the actual differential signal voltage on the bus to be symmetrical about 0 V. Even the driver output characteristics nonsymmetrical, the design of the 'LVDM976 drivers maintains balanced signaling. Balanced means that the current that flows in each signal line is nearly equal but opposite in direction and is one of the keys to the low-noise performance of a differential bus.

DGG PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	PACKAGE					
T _A	TSSOP (DGG) CMOS INPUT LEVELS	TSSOP (DGG) TTL INPUTS LEVELS				
0°C to 70°C	SN75LVDM976DGG SN75LVDM976DGGR ⁽¹⁾	SN75LVDM977DGG SN75LVDM977DGGR ⁽¹⁾				

(1) The R suffix designates a taped and reeled package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION (CONTINUED)

The signal symmetry requirements of the LVD-SCSI bus mean you can no longer obtain logical inversion of a signal by simply reversing the differential signal connections. This requires the ability to invert the logic convention through the INV/NON terminal. This input would be a low for SCSI controllers with active-high data and high for active-low data. In either case, the B+ signals of the transceiver must be connected to the SIGNAL+ line of the SCSI bus and the B- of the transceiver to the SIGNAL- line.


The CDE0 input incorporates a window comparator to detect the status of the DIFFSENS line of a SCSI bus. This line is below 0.5 V, if using single-ended signals, between 1.7 V and 1.9 V if low-voltage differential, and between 2.4 V and 5.5 V if high-voltage differential. The outputs assume the characteristics of single-ended or LVD accordingly or place the outputs into high-impedance, when HVD is detected. This, and the INV/NON input, are the only differences to the trade-standard function of the SN75976A HVD transceiver.

Two options are offered to minimize the signal noise margins on the interface between the communications controller and the transceiver. The SN75LVDM976 has logic input voltage thresholds of about 0.5 V_{CC} . The SN75LVDM977 has a fixed logic input voltage threshold of about 1.5 V. The input voltage threshold should be selected to be near the middle of the output voltage swing of the corresponding driver circuit.

The SN75LVDM976 and SN75LVDM977 are characterized for operation over an free-air temperature range of T_A = 0°C to 70°C.



LOGIC DIAGRAM (POSITIVE LOGIC)





LOGIC DIAGRAMS AND FUNCTION TABLES




Figure 1. Inverting LVD Transceiver




Figure 2. Inverting Single-Ended Transceiver




Figure 3. Inverting Single-Ended Driver




Figure 4. Inverting LVD Driver

FUNCTION TABLE

INPU'	C	OUTPUT	8		
(B+ - B-)	DE/RE	Α	B+	B-	Α
V _{ID} ≥ 30 mV	L	NA	Z	Z	L
-30 mV < V _{ID} < 30 mV	L	NA	Z	Z	?
V _{ID} 30 mV	L	NA	Z	Z	Н
Open circuit	L	NA	Z	Z	?
NA	Н	L	Н	L	Z
NA	Н	Н	L	Н	Z

FUNCTION TABLE

INPUTS				OUTPUTS	•
B-	DE/RE	Α	B+	B-	Α
Н	L	NA	L	Z	L
L	L	NA	L	Z	Н
Open circuit	L	NA	L	Z	?
NA	Н	L	L	Н	Z
NA	Н	Н	L	L	Z

FUNCTION TABLE

INPUT	OUTPUTS				
Α	B+	B-			
L	L	Н			
Н	L	L			

FUNCTION TABLE

INPUT	OUTPUTS				
Α	B+	B–			
L	Н	L			
Н	L	Н			






Figure 5. Noninverting LVD Driver




Figure 6. Noninverting LVD Transceiver




Figure 7. Noninverting Single-Ended Transceiver




Figure 8. Noninverting Single-Ended Driver

FUNCTION TABLE

INPUT	OUTPUTS			
Α	B+	B-		
L	L	Н		
Н	Н	L		

FUNCTION TABLE

INPU'	C	OUTPUT	S		
(B+ - B-)	DE/RE	Α	B+	B-	Α
V _{ID} ≥ 30 mV	L	NA	Z	Z	Н
-30 mV < V _{ID} < 30 mV	L	NA	Z	Z	?
V _{ID} ≤– 30 mV	L	NA	Z	Z	L
Open circuit	L	NA	Z	Z	?
NA	Н	L	L	Н	Z
NA	Н	Н	Н	L	Z

FUNCTION TABLE

INPUTS				OUTPUTS	;
B-	DE/RE	Α	B+	B-	Α
Н	L	NA	L	Z	Н
L	L	NA	L	Z	L
Open circuit	L	NA	L	Z	?
NA	Н	L	L	L	Z
NA	Н	Н	L	Н	Z

FUNCTION TABLE

INPUT	OUTPUTS				
Α	B+	B-			
L	L	L			
Н	L	Н			






Figure 9. Logic Diagrams






Figure 10. Logic Diagrams






Figure 11. Logic Diagrams






Figure 12. Logic Diagrams






Figure 13. Logic Diagrams







Figure 14. Logic Diagrams



INPUT AND OUTPUT EQUIVALENT SCHEMATIC DIAGRAMS





Terminal Functions

TERMINAL		Logic Level 1/O ion		Terminat ion	DESCRIPTION	
NAME	NO.	Level				
1A - 9A	4,6,8,10, 19,21,23, 25,27	CMOS	TTL	I/O	Pullup	1A - 9A carry data to and from the communication controller.
1B— 9B–	29,31,33, 35,37,46, 48,50,52	LVD or TTL	LVD or TTL	I/O	None	1B- to 9B- are the signals to and from the data bus. When INV/NON is low, the logic sense is the opposite that of the A input (inverted). When INV/NON is high, the logic sense is the same as the A input (noninverted).
1B+ - 9B+	30,32,34, 36,38,47, 49,51,53	LVD or GND	LVD or GND	I/O	None	When in the LVD mode, 1B+ - 9B+ are signals to or from the data bus and follow the same logic sense as the A input when INV/NON is low (noninverted). The logic sense is opposite that of the A input (inverted) when INV/NON is high. When in single-ended mode, these terminals become a ground connection through a transistor and do not switch.
CDE0	54	Trinary	Trinary	Input	None	CDE0 is the common driver enable 0. With the driver enabled and the CDE0 input less than 0.5 V, the driver output is single-ended mode. With the driver enabled and the CDE0 input between 0.7 V and 1.9 V the driver output is LVD mode. All drivers are disabled when the input is greater than 2.4 V.
CDE1	55	CMOS	TTL	Input	Pulldown	CDE1 is the common driver enable 1. When CDE1 is high, drivers 1–4 are enabled
CDE2	56	CMOS	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high, drivers 5 to 8 are enabled.
1DE/RE - 9DE/RE	5,7,9,11, 20,22,24, 26,28	CMOS	TTL	Input	Pulldown	1DE/RE–9DE/RE are direction controls that transmit data to the bus when it is high and CDE0 is below 2.2 V. Data is received from the bus when 1DE/RE- 9DE/RE, CDE1, and CDE2 are low.
GND	2,3,13,14, 15,16,17, 40,41,42, 43,44	NA	NA	Power	NA	GND is the circuit ground.
INV/NON	1	CMOS	CMOS	Input	Pullup	A high-level input to INV/NON inverts the logic to and from the A terminals. (i.e., the voltage at A terminal and the corresponding B-terminal are in phase.)
V _{CC}	12,18,39, 45	NA	NA	Power	NA	Supply voltage

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			UNIT
V_{CC}	Supply voltage range (2)		–0.5 V to 7 V
\/	Innut voltage renge	(A, INV/NON)	-0.5 V to V _{CC} + 0.5 V
V _I	Input voltage range	(DE/RE, B+, B-, CDE0, CDE1, CDE2)	−0.5 V to 5.25 V
	Continuous total power dissi	See Dissipation Rating Table	
T _{stg}	Storage temperature range,	−65°C to 150°C	
	Lead temperature 1,6 mm (1	260°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to GND unless otherwise noted.



DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
DGG	978 mW	10.8 mW/°C	492 mW

RECOMMENDED OPERATING CONDITIONS (see Figure 15)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.75	5	5.25	V
V	High lovel input voltage	SN75LVDM976	0.7 V _{CC}			V
V _{IH}	High-level input voltage	SN75LVDM977	2			\ \ \
V	Laurian in mort valta ma	SN75LVDM976			0.3 V _{CC}	V
V_{IL}	Low-level input voltage	SN75LVDM977			0.8	\ \ \
V _{ID}	Differential input voltage	Differential receiver	0.03		3.6	V
V _{IC}	Common-mode input voltag	е	0.7		1.8	V
V _{OD(bias)}	Differential output voltage bias	Differential	100		125	mV
	LPale level entered encount	Single-ended driver			7	^
I _{OH}	High-level output current	Receiver			2	mA
	Laurelaurelauren aumant	Single-ended driver			48	A
I _{OL}	Low-level output current	Receiver			2	mA
Z_{L}	Differential load impedance		40		65	Ω
T _A	Operating free-air temperatu	ire	0		70	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	IETER	TEST CONDITIONS		MIN TYP(1)	MAX	UNIT
	High lovel input ourrent	CDE1 and CDE2				50	
IH	High-level input current	INV/NON				50	μA
	Low lovel input ourrent	CDE1 and CDE2				50	
IIL	Low-level input current	INV/NON				50	μA
			Disabled			7	
			LVD drivers enabled,	No load		26	
I_{CC}	Supply current		Single-ended drivers enabled,	No load		10	mA
			LVD receivers enabled,	No load		26	
			Singled-ended receivers enabled,	No load		7	
Cı	Input capacitance	Bus terminal	$V_I = 0.2 \sin (2 \pi (1E06)t) + 0.5 \pm 0.0$	01 V	9.5		n.E
ΔC_{I}	Difference in input capac	citance between B+ and B-				0.2	pF

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



DIFFSENS (CDE0) RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
V _{IT1}	Input threshold voltage		0.5	0.6	0.7	
V _{IT2}	Input threshold voltage		1.9	2.1	2.4	V
I ₁	Input current	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 2.7 \text{ V}$			±1	μA
I _{I(OFF)}	Power-off input current	$V_{CC} = 0, 0 \ V \le V_I \le 2.7 \ V$			±1	μA

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LVD DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
			$V_{I(1)} = 0.96 \text{ V}, V_{I(2)} = 0.53 \text{ V},$	270	460	780	
V	Driver differential high-le	vel output	See Figure 16	0.69 V _{OD(L)} +50		1.45 V _{OD(L)} –65	mV
$V_{OD(H)}$	voltage		$V_{I(1)} = 1.96 \text{ V}, V_{I(2)} = 1.53 \text{ V},$	270	500	780	IIIV
			Sèé Figure 16	0.69 V _{OD(L)} +50		1.45 V _{OD(L)} –65	
V	V _{OD(L)} Driver differential low-level output voltage		$V_{I(1)} = 0.96 \text{ V}, V_{I(2)} = 0.53 \text{ V},$ See Figure 16	260	400	640	mV
VOD(L)			$V_{I(1)} = 1.96 \text{ V}, V_{I(2)} = 1.53 \text{ V},$ See Figure 16	260	400	640	IIIV
V _{OC(SS)}	Steady-state common-m voltage	ode output		1.1	1.2	1.5	٧
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output vo between logic states	non-mode output voltage $V_{I(1)} = 1.41 \text{ V}, V_{I(2)} = 0.99 \text{ V},$			±50	±120	mV
V _{OC(PP)}	Peak-to-peak common-noutput voltage	node			80	150	mV
	High lovel input ourrent	Α	\\ 2.2.\\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\	7			
I _{IH}	High-level input current	DE/RE	$V_{IH} = 3.3 \text{ V ('976)} V_{IH} = 2 \text{ V ('977)}$			50	μA
	Low lovel input current	Α	V 4 6 V (1076)V 0 9 V (1077)			30	
I _{IL}	L Low-level input current DE/RE		$V_{IL} = 1.6 \text{ V ('976)} V_{IL} = 0.8 \text{ V ('977)}$	8			μA
I _{O(OFF)}	Power-off output current		$V_{CC} = 0, 0 \text{ V} \le V_{O} \le 2.5 \text{ V}$			±1	μA
Ios	Short-circuit output current		0 V ≤ V _O ≤ 2.5 V			±24	mA
I _{OZ}	High-impedance output of	current	V _O = 0 or 2.5 V			±1	μA

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LVD DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted) (See Figure 16)

	PARAMETER	TEST CONDITIONS			TYP(1)	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output			2.9		8.8	ns
t _{PHL}	Propagation delay time, high-to-low level output			2.9		8.8	ns
t _r	Differential output signal rise time	$V_{CC} = 5 \text{ V},$ $V_{12} = 0.99 \text{ V},$	$V_{11} = 1.41 \text{ V},$ $T_{A} = 25^{\circ}\text{C}$	1	3	6	ns
t _f	Differential output signal fall time	1 12 - 0.00 1,	1 A - 20 0	1	3	6	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})					3.7	ns
t _{sk(lim)}	Skew limit ⁽²⁾					5.9	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output	V _{I1} = 1.41 V,	$V_{12} = 0.99 V$			50	ns
t _{en}	Enable time, receiver to driver	V _{I1} = 1.41 V, See Figure 18	$v_{12} = 0.99 \ v,$			33	ns

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

⁽²⁾ t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.



SINGLE-ENDED DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
\/	Lligh lovel output voltage	D. custoust	$I_{OH} = -7 \text{ mA},$	See Figure 19	2		3.24	V
V _{OH}	High-level output voltage	B– output	I _{OH} = 0 mA				3.7	V
		B- output	V _{CC} = 5 V,	I _{OL} = 48 mA			0.5	V
V_{OL}	Low-level output voltage	B+	$I_{OL} = -25 \text{ mA}$				-0.5	V
		D +	$I_{OL} = 25 \text{ mA}$			0.5	v	
	High level input ourrent	A	\/ 2.2.\/./\076\	\/ 2\//\077\	-7			
I _{IH}	High-level input current	DE/RE	$V_{IH} = 3.3 \text{ V ('976)},$	$V_{IH} = 2 V (977)$			50	μA
	Low level input aurrent	A	\/ 4.6.\/.(\0.76\	\/ 0.0.\/ (10.77)			-30	
I _{IL}	Low-level input current	DE/RE	$V_{IL} = 1.6 \text{ V ('976)},$	$V_{IL} = 0.8 \text{ V } (977)$	8			μΑ
I _{O(OFF)}	Power-off output current	B	$V_{CC} = 0$,	0 V ≤ V _O ≤ 5.25 V			±1	μΑ
I _{OZ}	High-impedance output current		$V_O = 0$ or V_{CC}				±1	μΑ

SINGLE-ENDED DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MI N	TYP(1)	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output		2.7		8.2	ns
t _{PHL}	Propagation delay time, high-to-low level output		2.7		8.2	ns
t _r	Differential output signal rise time	$V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ See Figure 19}$	0.5		4	ns
t _f	Differential output signal fall time		0.5		4	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})				3.4	ns
t _{sk(lim)}	Skew limit ⁽²⁾				5.5	ns
t _{en}	Enable time, receiver to driver				50	ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output	See Figure 20			30	ns

LVD RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V_{IT+}	Positive-going differential input voltage threshold	Con Figure 24		30	mV
V _{IT-}	Negative-going differential input voltage threshold	See Figure 21		-30	mV
V_{OH}	High-level output voltage	I _{OH} = -2 mA	3.7		V
V_{OL}	Low-level output voltage	I _{OL} = 2 mA		0.5	V
I_{\parallel}	Input current, B+ or B-	V _I = 0 V to 2.5 V		±1	μΑ
I _{I(OFF}	Power-off Input current, B+ or B-	$V_{CC} = 0$, $V_{I} = 0 V \text{ to } 2.5 V$		±1	μΑ
I _{IH}	High-level input current, DE/RE	V _{IH} = 3.3 V ('976), V _{IH} = 2 V ('977)		50	μA
I _{IL}	Low-level input current, DE/RE	V _{IL} = 1.6 V ('976), V _{IL} = 0.8 V ('977)	8		μΑ
l _{OZ}	High-impedance output current	$V_O = 0$ or V_{CC}		±30	μA

 ⁽¹⁾ All typical values are at V_{CC} = 5 V, T_A = 25°C.
 (2) t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.



LVD RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output		4.5		10	ns
t _{PHL}	Propagation delay time, high-to-low level output		4.5		10	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	V _{CC} = 5 V, T _A = 25°C, See Figure 21			3	ns
t _r	Output signal rise time	gae			8	ns
t _f	Output signal fall time				8	ns
t _{sk(lim)}	Skew limit ⁽²⁾				5.5	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output				42	ns
t _{PLZ} Propagation delay time, low-level to high-impedance output		See Figure 18			20	ns
t _{en}	Enable time, driver to receiver				26	ns

SINGLE-ENDED RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT+}	Positive-going input voltage threshold	B-			1.6	1.9	V
V _{IT-}	Negative-going input voltage threshold	B-		1	1.1		V
V_{OH}	High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7	4.6		V
V_{OL}	Low-level output voltage		I _{OL} = 2 mA		0.3	0.5	V
I _I	Input current	B-	$V_I = 0$ to V_{CC}			±1	μΑ
I _{I(OFF}	Power-off Input current	B-	$V_{CC} = 0 \text{ V}, V_{I} = 0 \text{ to } 5.25 \text{ V}$			±1	μΑ
I _{IH}	High-level input current	DE/RE	V _{IH} = 3.3 V ('976), V _{IH} = 2 V ('977)			50	μA
I _{IL}	Low-level input current	DE/RE	V _{IL} = 1.6 V ('976), V _{IL} = 0.8 V ('977)	8			μΑ
l _{OZ}	High-impedance output current		$V_O = 0$ or V_{CC}			-30	μΑ

SINGLE-ENDED RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output		7		12.5	ns
t _{PHL}	Propagation delay time, high-to-low level output		7		12.5	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	V _{CC} = 5 V, T _A = 25°C, See Figure 22			3.5	ns
t _r	Output signal rise time	1 19410 22			8	ns
t _f	Output signal fall time				8	ns
t _{sk(lim)}	Skew limit ⁽¹⁾				5.5	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output				20	ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output	See Figure 20			30	ns
t _{en}	Enable time, driver to receiver				48	ns

⁽¹⁾ $t_{sk(lim)}$ is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.

All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. $t_{\text{sk(lim)}}$ is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.



PARAMETER MEASUREMENT INFORMATION






Figure 15. Voltage and Current Definitions






- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f < 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ± 5 ns, $Z_o = 50 \Omega$.
- B. C₁ includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 16. Differential Output Signal Test Circuit, Timing, and Voltage Definitions







- A. NOTES: . All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ±5 ns, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.
- C. The measurement of V_{OC(PP)} is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 17. Test Circuit and Definitions for the Driver Common-Mode Output Voltage









VOLTAGE WAVEFORMS

- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_l \le 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulsewidth = 500 ns ± 50 ns, $Z_0 = 50$ Ω .
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 18. LVD Transceiver Enable and Disable Time Test Circuit and Definitions









- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f < 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ±5 ns, $Z_o = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 19. Single-Ended Driver Switching Test Circuit








- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_r \le 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulsewidth = 500 ns ± 50 ns, $Z_0 = 50$ Ω .
- B. $\,$ C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 20. Single-Ended Transceiver Enable and Disable Timing Measurements







- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate(PRR) = 10 Mpps, pulsewidth = 50 ns ±5 ns, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 21. LVD Receiver Switching Characteristic Test Circuit







- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f < 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ±5 ns.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 22. Single-Ended Receiver Timing Test Circuit



APPLICATION INFORMATION




Figure 23. Low-Pass Filter for Connecting DIFFSENS to CDE0

PACKAGE OPTION ADDENDUM



28-Aug-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LVDM976DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM976DGGG4	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM976DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM976DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM976DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM976DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM977DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM977DGGG4	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM977DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM977DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM977DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDM977DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

28-Aug-2008

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by to Customer on an annual basis.



TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDM976DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN75LVDM977DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDM976DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN75LVDM977DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated