
- ADSL Differential Receiver
- Low 1.6 nV/√Hz Voltage Noise
- High Speed
  - 100 MHz Bandwidth [-3 dB, G = 2 (-1)]
  - 100 V/us Slew Rate
- 90 mA Output Drive (Typ)
- Very Low Distortion
  - THD = -72 dBc (f = 1 MHz,  $R_L$  = 150  $\Omega$ )
  - THD = -90 dBc (f = 1 MHz,  $R_1$  = 1 k $\Omega$ )
- 5 V, ±5 V to ±15 V Typical Operation
- Available in Standard SOIC or MSOP PowerPAD™ Package

# SOIC (D) AND MSOP PowerPAD™ (DGN) PACKAGE (TOP VIEW)





Cross Section View of DGN Package

# description

The THS6062 is a high-speed differential receiver designed for ADSL data communication systems. Its very low 1.6 nV/ $\sqrt{\text{Hz}}$  voltage noise provides the high signal-to-noise ratios necessary for the long transmission lengths of ADSL systems over copper telephone lines. In addition, this receiver operates with a very low distortion of –90 dBc (f = 1 MHz, R<sub>L</sub> = 1 k $\Omega$ ), exceeding the distortion requirements of ADSL CODECs. The THS6062 is a voltage feedback amplifier offering a high 100-MHz bandwidth and 100-V/ $\mu$ s slew rate and is stable at gains of 2(–1) or greater. It operates over a wide range of power supply voltages including 5 V and ±5 V to ±15 V. This device is available in standard SOIC or MSOP PowerPAD package. The small, surface-mount, thermally-enhanced MSOP PowerPAD package is fully compatible with automated surface-mount assembly procedures.




Figure 1. Typical Client-Side ADSL Application



CAUTION: The THS6062 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001

### HIGH-SPEED xDSL LINE DRIVER/RECEIVER FAMILY


DEVICE	DRIVER	RECEIVER	5 V	±5 V	±15 V	BW (MHz)	SR (V/μs)	THD f = 1 MHz (dB)	I <sub>O</sub> (mA)	V <sub>n_</sub> (nV/√Hz)
THS6002	•	•		•	•	140	1000	-62	500	1.7
THS6012	•			•	•	140	1300	-65	500	1.7
THS6022	•			•	•	210	1900	-66	250	1.7
THS6062		•	•	•	•	100	100	-72	90	1.6
THS7002		•		•	•	70	100	-84	25	2.0

### **AVAILABLE OPTIONS**

	PACKAGED DEVICES							
TA	PLASTIC SMALL OUTLINE† (D)	PowerPAD PLASTIC MSOP† (DGN)	MSOP SYMBOL	EVALUATION MODULE				
0°C to 70°C	THS6062CD	THS6062CDGN	TIABE	THS6062EVM				
-40°C to 85°C	THS6062ID	THS6062IDGN	TIABH	_				

<sup>&</sup>lt;sup>†</sup> The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS6062CDGNR).

# functional block diagram





SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC+</sub> to V <sub>CC</sub>	33V
Input voltage, V <sub>I</sub>	±V <sub>CC</sub>
Output current, IO	150 mÅ
Differential input voltage, V <sub>IO</sub>	±4 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature, T <sub>A</sub> : C-suffix	0°C to 70°C
I-suffix	–40°C to 85°C
Maximum junction temperature, T <sub>J</sub>	150°C
Storage temperature, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	θ <b>JA</b> (°C/W)	(°C/W)	T <sub>A</sub> = 25°C POWER RATING
D	167†	38.3	740 mW
DGN <sup>‡</sup>	58.4	4.7	2.14 W

<sup>†</sup> This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the  $\theta$ JA is 95°C/W with a power rating at TA = 25°C of 1.32 W.

# recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage Van and Van	Dual supply		±16	
Supply voltage, V <sub>CC+</sub> and V <sub>CC-</sub>	Single supply	5	32	1 V I
Operating free pir temperature T	C-suffix	0	70	- °C
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	] '

 $<sup>\</sup>ddagger$  This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in.  $\times$  3 in. PC. For further information, refer to *Application Information* section of this data sheet.

# THS6062 LOW-NOISE ADSL DUAL DIFFERENTIAL RECEIVER

SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001

# electrical characteristics at T\_A = 25°C, V\_{CC} = $\pm 15$ V, R\_L = 150 $\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
V	Complex self-second self-second	Dual supply		±2.25		±16.5	V
Vcc	Supply voltage operating range	Single supply	4.5		33	V	
		V 145 V	T <sub>A</sub> = 25°C		8.5	10	
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			11	
	Cumply oursent (nor amplifier)	V 15.V	T <sub>A</sub> = 25°C		7.5	9	A
ICC	Supply current (per amplifier)	V <sub>CC</sub> = ±5 V	T <sub>A</sub> = full range			10.5	mA
		V 10.5.V	T <sub>A</sub> = 25°C		7.3	9	
		V <sub>CC</sub> = ±2.5 V	T <sub>A</sub> = full range			10.5	
		V <sub>CC</sub> = ±15 V		±13	±13.6		
		V <sub>CC</sub> = ±5 V	$R_L = 1 k\Omega$	±3.4	±3.8		
\/	Output valtage owing	V <sub>CC</sub> = ±2.5 V	7	±1	±1.3		V
۷o	Output voltage swing	V <sub>CC</sub> = ±15 V	R <sub>L</sub> = 250 Ω	±12	±12.9		V
		V <sub>CC</sub> = ±5 V	D: 450.0	±3	±3.5		
		V <sub>CC</sub> = ±2.5 V	$R_L = 150 \Omega$	±0.9	±1.2		
		V <sub>CC</sub> = ±15 V		60	90		mA
IO	Output current (see Note 1)	$V_{CC} = \pm 5 \text{ V}$	$R_L = 20 \Omega$	50	70		
		V <sub>CC</sub> = ±2.5 V	7	40	55		
Isc	Short-circuit current (see Note 1)	V <sub>CC</sub> = ±15 V			150		mA
V	Input offset voltage	V+5 V or +15 V	T <sub>A</sub> = 25°C		1.5	6	mV
VIO	input onset voitage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			8	IIIV
	Offset drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range		20		μV/°C
	Input high gurrant	V 15 V 27 145 V	T <sub>A</sub> = 25°C		3	6	
ΙΒ	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			8	μΑ
la a	lanut offeet current	V 15 V 27 145 V	T <sub>A</sub> = 25°C		30	250	<b>~</b> ^
los	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			400	nA
	Offset current drift	V <sub>CC</sub> = ±5 V or ±15 V	T <sub>A</sub> = full range		0.3		nA/°C
		V 145V V: 140V	T <sub>A</sub> = 25°C	85	95		
OMBB	Occurred to the religion of the state of the	$V_{CC} = \pm 15 \text{ V}, \qquad V_{ICR} = \pm 12 \text{ V}$	T <sub>A</sub> = full range	80			dB
CIVIKK	Common mode rejection ratio	V-0+5V	T <sub>A</sub> = 25°C	90	100		
		$V_{CC} = \pm 5 \text{ V}, \qquad V_{ICR} = \pm 2.5 \text{ V}$	T <sub>A</sub> = full range	85			
Debb	Power aupply rejection ratio	Voc - +5 V or +15 V	T <sub>A</sub> = 25°C	85	95		40
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range	80			dB

<sup>†</sup> Full range = 0°C to 70°C for the THS6062C and -40°C to 85°C for the THS6062I.

NOTE 1: Observe power dissipation ratings to keep the junction temperature below absolute maximum ratings when the output is heavily loaded or shorted. See the absolute maximum ratings section for more information.



SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001

# electrical characteristics at $T_A$ = 25°C, $V_{CC}$ = ±15 V, $R_L$ = 150 $\Omega$ (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
		$V_{CC} = \pm 15 \text{ V}$			±13.5	±14.3			
VICR	Common-mode input voltage range	$V_{CC} = \pm 5 \text{ V}$			±3.8	±4.3		V	
		$V_{CC} = \pm 2.5 \text{ V}$	$V_{CC} = \pm 2.5 \text{ V}$						
R <sub>I</sub>	Input resistance					2		$M\Omega$	
Ci	Input capacitance					1.5		pF	
RO	Output resistance	Open loop				13		Ω	
		$V_{CC} = \pm 15 \text{ V},$	V <sub>O</sub> = ±10 V,	T <sub>A</sub> = 25°C	40	70		\//\/	
On an Japan spin		$R_L = 1 k\Omega$		T <sub>A</sub> = full range	35			V/mV	
	Open loop gain	$V_{CC} = \pm 5 \text{ V},$	$V_{O} = \pm 2.5 \text{ V},$	T <sub>A</sub> = 25°C	35	50		.,, .,	
		$R_L = 1 k\Omega$	<b>.</b>	T <sub>A</sub> = full range	30			V/mV	

<sup>†</sup> Full range = 0°C to 70°C for the THS6062C and -40°C to 85°C for the THS6062I.

# operating characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm 15$ V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT	
l <b>-</b>		V <sub>CC</sub> = ±15 V		100	
SR	Slew rate (see Note 2)	V <sub>CC</sub> = ±5 V	Gain = −1	80	V/μs
		V <sub>CC</sub> = ±2.5 V		70	
		$V_{CC} = \pm 15 \text{ V},$ 5-V step		60	
	Settling time to 0.1%	$V_{CC} = \pm 5 \text{ V},$ 2.5-V step	Gain = -1	45	ns
<b> </b> .		$V_{CC} = \pm 2.5 \text{ V},$ 1-V step		35	
t <sub>S</sub>		$V_{CC} = \pm 15 \text{ V},$ 5-V step		90	
	Settling time to 0.01%	$V_{CC} = \pm 5 \text{ V},$ 2.5-V step	Gain = -1	80	ns
		$V_{CC} = \pm 2.5 \text{ V},$ 1-V step		75	
THD	Total harmonic distortion	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	$R_L = 150 \Omega$	-72	dBc
	Total Harmonic distortion	$V_{O(pp)} = 2 \text{ V}, \text{ f} = 1 \text{ MHz}, \text{ Gain} = 2$	$R_L = 1 k\Omega$	-90	ubc
٧n	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},  f = 10 \text{ kHz}$		1.6	nV/√ <del>Hz</del>
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},  f = 10 \text{ kHz}$	1.2	pA/√Hz	
		V <sub>CC</sub> = ±15 V		100	
	Dynamic performance small-signal bandwidth (–3 dB)	$V_{CC} = \pm 5 \text{ V}$	$V_{O(pp)} = 0.4 \text{ V},$ Gain = 2, -1	90	
	banawati ( 5 ab)	$V_{CC} = \pm 2.5 \text{ V}$	Gaill = 2,	85	MHz
		V <sub>CC</sub> = ±15 V		50	IVII IZ
BW	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 5 \text{ V}$	$V_{O(pp)} = 0.4 \text{ V},$ Gain = 2, -1	45	
		$V_{CC} = \pm 2.5 \text{ V}$		40	
	Full power bandwidth (see Note 3)	V <sub>O(pp)</sub> = 20 V, V <sub>CC</sub> = ±15 V	R <sub>I</sub> = 1 kΩ	1.6	MHz
	T all power ballawiall (see Note 3)	$V_{O(pp)} = 5 \text{ V},$ $V_{CC} = \pm 5 \text{ V}$		5	IVII IZ
	Channel-to-channel crosstalk	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},  f = 1 \text{ MHz},$	Gain = 2	-61	dBc

<sup>&</sup>lt;sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for the THS6062C and  $-40^{\circ}$ C to  $85^{\circ}$ C for the THS6062I.



NOTES: 2. Slew rate is measured from an output level range of 25% to 75%. 
3. Full power bandwidth = slew rate /2  $\pi$  V<sub>(peak)</sub>

### PARAMETER MEASUREMENT INFORMATION



Figure 2. THS6062 Crosstalk Test Circuit




Figure 3. Step Response Test Circuit





Figure 4. Step Response Test Circuit


SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001


# **TYPICAL CHARACTERISTICS**


# **Table of Graphs**


			FIGURE
VIO	Input offset voltage	vs Free-air temperature	5
lв	Input bias current	vs Free-air temperature	6
٧o	Output voltage	vs Supply voltage	7
	Maximum output voltage swing	vs Free-air temperature	8
lo	Maximum output current	vs Free-air temperature	9
ICC	Supply current	vs Free-air temperature	10
VIС	Common-mode input voltage	vs Supply voltage	11
ZO	Closed-loop output impedance	vs Frequency	12
	Open-loop gain		13
	Phase response		13
PSRR	Power-supply rejection ratio	vs Frequency	14
CMRR	Common-mode rejection ratio	vs Frequency	15
	Voltage noise and current noise	vs Frequency	16
	Crosstalk	vs Frequency	17
	Harmonic distortion	vs Frequency	18, 19
	Harmonic distortion	vs Peak-to-peak output voltage	20, 21
SR	Slew rate	vs Free-air temperature	22
	0.1% settling time	vs Output voltage step size	23
	Output amplitude	vs Frequency	24–30
	Small and large frequency response		31–34
	1-V step response		35, 36
	4-V step response		37
	20-V step response		38





















**CLOSED-LOOP OUTPUT IMPEDANCE** 

#### **OPEN-LOOP GAIN AND PHASE RESPONSE** 100 45° V<sub>CC</sub> = ± 15 V $R_L = 150 \Omega$ 80 **0**° Gain Open-Loop Gain - dB 60 –45° Phase Response **Phase** 40 -90° 20 –135° 0 –180° **–225**° 100 100 k 10 M 100 M 1 G 10 k 1 M

f - Frequency - Hz Figure 13








Figure 15




Figure 16





Figure 17


HARMONIC DISTORTION




vs **FREQUENCY**  $V_{CC}$  =  $\pm$  15 V and  $\pm$  5 V Gain = 2 -50  $R_F = 300 \Omega$  $R_L = 150 \Omega$ Harmonic Distortion – dBc  $V_{O(PP)} = 2 V$ -60 **Second Harmonic** -70 -80 -90 -100 **Third Harmonic** -110 100 k 1 M 10 M f - Frequency - Hz


Figure 19


INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





HARMONIC DISTORTION








Figure 24




Figure 26




Figure 25





Figure 27











Figure 30











# theory of operation

The THS6062 is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_Ts$  of several GHz. This results in an exceptionally high-performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 39.




Figure 39. THS6062 Simplified Schematic

SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001

#### APPLICATION INFORMATION

The ADSL remote terminal receive band consists of 255 separate carrier frequencies each with its own modulation and amplitude level. With such an implementation, it is imperative that signals received off the telephone line have as high a signal-to-noise ratio (SNR) as possible. This is because of the numerous sources of interference on the line. The best way to accomplish this high SNR is to have a low-noise receiver on the front-end. It is also important to have the lowest distortion possible to help minimize against interference within the ADSL carriers. The THS6062 was designed with these two priorities in mind.

By taking advantage of the superb characteristics of the complimentary bipolar process (BICOM), the THS6062 offers extremely low noise and distortion while maintaining a high bandwidth. There are some aspects that help minimize distortion in any amplifier. The first is to extend the bandwidth of the amplifier as high as possible without peaking. This allows the amplifier to eliminate any nonlinearities in the output signal. Another thing that helps to minimize distortion is to increase the load impedance seen by the amplifier, thereby reducing the currents in the output stage. This will help keep the output transistors in their linear amplification range and will also reduce the heating effects. This can be seen in Figures 18 to 21, which show a 1-k $\Omega$  load distortion is much better than a 150- $\Omega$  load.

One client side terminal circuit implementation, shown in Figure 40, uses a 1:2 transformer ratio. While creating a power and output voltage advantage for the line drivers, the 1:2 transformer ratio reduces the SNR for the received signals. The ADSL standard, ANSI T1.413, stipulates a noise power spectral density of -140 dBm/Hz, which is equivalent to 31.6 nV/ $\sqrt{\text{Hz}}$  for a 100- $\Omega$  system. Although many amplifiers can reach this level of performance, actual ADSL system testing has indicated that the noise power spectral density may typically be  $\leq$  -150 dBm/Hz, or  $\leq$  10 nV/ $\sqrt{\text{Hz}}$ . With a transformer ratio of 1:2, this number reduces to less than 5 nV/ $\sqrt{\text{Hz}}$ . The THS6062, with an equivalent input noise of 1.6 nV/ $\sqrt{\text{Hz}}$ , is an excellent choice for this application. Coupled with a very low 1.2 pA/ $\sqrt{\text{Hz}}$  equivalent input current noise and low value resistors, the THS6062 will ensure that the received signal SNR will be as high as possible.






Figure 40. THS6062 Client-Side ADSL Application

# noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true for the amplifying small signals. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input, while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 41. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/ $\sqrt{Hz}$ )
- IN- = Inverting current noise (pA/ $\sqrt{Hz}$ )
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)




Figure 41. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \, \mathsf{kTR}_{S} + 4 \, \, \mathsf{kT}\left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}$$

Where:

k = Boltzmann's constant =  $1.380658 \times 10^{-23}$ 

T = Temperature in degrees Kelvin (273 +°C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_{V})$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.



### noise calculations and noise figure (continued)

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

$$NF = 10log \left[ \frac{e_{ni}^2}{(e_{Rs})^2} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate the noise figure as:

NF = 10log 
$$1 + \frac{\left[\left(e_n\right)^2 + \left(IN + \times R_S\right)^2\right]}{4 \text{ kTR}_S}$$

Figure 42 shows the noise figure graph for the THS6062.






Figure 42. Noise Figure vs Source Resistance

### optimizing frequency response

Internal frequency compensation of the THS6062 was selected to provide very wide bandwidth performance and still maintain a very low noise floor. In order to meet these performance requirements, the THS6062 must have a minimum gain of 2 (-1). Because everything is referred to the noninverting terminal of an operational amplifier, the noise gain in a G = -1 configuration is the same as in a G = 2 configuration.

One of the keys to maintaining a smooth frequency response, and hence, a stable pulse response, is to pay particular attention to the inverting terminal. Any stray capacitance at this node causes peaking in the frequency response (see Figure 43 and Figure 44). There are two things that can be done to help minimize this effect. The first is to simply remove any ground planes under the inverting terminal of the amplifier. This also includes the trace that connects to this terminal. Additionally, the length of this trace should be minimized. The capacitance at this node causes a lag in the voltage being fed back due to the charging and discharging of the stray capacitance. If this lag becomes too long, the amplifier will not be able to correctly keep the noninverting terminal voltage at the same potential as the inverting terminal's voltage. Peaking and possibly oscillations will then occur.





# optimizing frequency response (continued)

The next thing that helps to maintain a smooth frequency response is to keep the feedback resistor ( $R_f$ ) and the gain resistor ( $R_g$ ) values fairly low. These two resistors are effectively in parallel when looking at the ac small-signal response. This is why in Figure 30, a feedback resistor of 3.9 k $\Omega$  with a gain resistor of 1 k $\Omega$  only shows a small peaking in the frequency response. The parallel resistance is only 800  $\Omega$ . This value, in conjunction with a very small stray capacitance test PCB, forms a zero on the edge of the amplifier's natural frequency response. To eliminate this peaking, all that needs to be done is to reduce the feedback and gain resistances. One other way to compensate for this stray capacitance is to add a small capacitor in parallel with the feedback resistor. This helps to neutralize the effects of the stray capacitance. To keep this zero out of the operating range, the stray capacitance and resistor value's time constant must be kept low. But, as can be seen in Figures 23–28, a value too low starts to reduce the bandwidth of the amplifier. Table 1 shows some recommended feedback resistors to be used with the THS6062.

 GAIN
 R<sub>f</sub> for V<sub>CC</sub> = ±15 V, ± 5 V, 5 V

 2
 300 Ω

 -1
 360 Ω

 5
 3.3 kΩ (low stray-c PCB only)

**Table 1. Recommended Feedback Resistors** 

# driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS6062 has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 45. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 45. Driving a Capacitive Load

# offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula are used to calculate the output offset voltage:




Figure 46. Output Offset Voltage Model

# circuit layout considerations

In order to achieve the high-frequency performance of the THS6062, it is essential that proper printed-circuit board high frequency design techniques be followed. A general set of guidelines is given below. In addition, a THS6062 evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.




# general PowerPAD design considerations

The THS6062 is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 47(a) and Figure 47(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 47(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 47. Views of Thermally Enhanced DGN Package

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 48. PowerPAD PCB Etch and Via Pattern

# general PowerPAD design considerations

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 48. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS6062DGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS6062DGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS6062DGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

The actual thermal performance achieved with the THS6062DGN in its PowerPAD package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches  $\times$  3 inches, then the expected thermal coefficient,  $\theta_{JA}$ , is about 58.4°C/W. For comparison, the non-PowerPAD version of the THS6062 IC (SOIC) is shown. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 49 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS6062 IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 


 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)



### general PowerPAD design considerations (continued)

# MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE




NOTE A: Results are with no air flow and PCB size =  $3" \times 3"$ 

Figure 49. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.

The next thing that should be considered is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially a multiamplifier device. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 50 and Figure 51 show this effect, along with the quiescent heat, with an ambient air temperature of  $50^{\circ}$ C. When using  $V_{CC} = 5$  V or  $\pm 5$  V, there is generally not a heat problem, even with SOIC packages. But, when using  $V_{CC} = \pm 15$  V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. Because the THS6062 is a dual amplifier, the sum of the RMS output currents and voltages should be used to choose the proper package.

### general PowerPAD design considerations (continued)



# evaluation board

An evaluation board is available for the THS6062 (literature number SLOP221). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. For more information, refer to the THS6062 EVM User's Guide (literature number SLOU036) To order the evaluation board contact your local TI sales office or distributor.

15




# **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

SLOS228C - JANUARY 1999 - REVISED FEBRUARY 2001

# **MECHANICAL DATA**

# DGN (S-PDSO-G8)

# PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.









### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
THS6062CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6062IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

8-Jan-2007

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DGN (S-PDSO-G8)

# PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.






# THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DGN (R-PDSO-G8) PowerPAD™



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265