
200-mA, Low-I_Q, Low-Dropout Regulator for Portable Devices

FEATURES

- Very Low Dropout: 175 mV at 200 mA
- 2% Accuracy
- Low I_O: 31 μA
- Available in Fixed-Output Voltages from 0.7 V to 4.8 V
- · High PSRR: 68 dB at 1 kHz
- Stable with Effective Capacitance of 0.1 μF
- Thermal Shutdown and Overcurrent Protection
- Available in 1,5-mm x 1,5-mm SON-6, SOT23-5, and SC-70 packages

APPLICATIONS

- Wireless Handsets
- Smart Phones, PDAs
- MP3 Players
- ZigBee[®] Networks
- Bluetooth[®] Devices
- Li-lon Operated Handheld Products
- WLAN and Other PC Add-on Cards




DESCRIPTION

The TLV700xx series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision bandgap and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of devices ideal for most battery-operated handheld equipment. All device versions have thermal shutdown and current limit for safety.

Furthermore, these devices are stable with an effective output capacitance of only 0.1 μ F. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.

The TLV700xx series of LDOs are available in 1,5-mm x 1,5-mm SON-6, SOT23-5, and SC-70 packages.



Typical Application Circuit (Fixed-Voltage Versions)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered trademark of ZigBee Alliance. All other trademarks are the property of their respective owners.

ISTRUMENTS



SLVSA00 -SEPTEMBER 2009 www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

| PRODUCT | V _{OUT} ⁽²⁾ |
|-------------------------------|---|
| TLV700 xx <i>yyy z</i> | XX is nominal output voltage (for example, 28 = 2.8 V, 01 = adjustable). YYY is the package designator. |
| | Z is tape and reel quantity (R = 3000, T = 250). |

- For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
 website at www.ti.com.
- (2) Output voltages from 0.7 V to 4.8 V in 50-mV increments are available. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS(1)

At $T_1 = -40^{\circ}$ C to +125°C (unless otherwise noted). All voltages are with respect to GND.

| PARAMETER | * | TLV700xx | UNIT | | | |
|----------------------|--|-------------------------|-------------------------------|--|--|--|
| Input voltage range | e, V _{IN} | -0.3 to +6.0 | V | | | |
| Enable voltage ran | ge, V _{EN} | -0.3 to +6.0 | V | | | |
| Output voltage ran | ge, V _{OUT} | -0.3 to +6.0 V | | | | |
| Maximum output co | urrent, I _{OUT} | Internally limited | | | | |
| Output short-circuit | t duration | Indefinite | | | | |
| Total continuous po | ower dissipation, P _{DISS} | See Dissipation Ratings | See Dissipation Ratings Table | | | |
| CCD ratios | Human body model (HBM) | 2 | kV | | | |
| ESD rating | Charged device model (CDM) | 500 | V | | | |
| Operating junction | erating junction temperature range, T _J –55 to +150 | | | | | |
| Storage temperatu | re range, T _{STG} | -55 to +150 | °C | | | |

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

DISSIPATION RATINGS

| BOARD | PACKAGE | $R_{\theta JC}$ | R _{0JA} | DERATING FACTOR ABOVE T _A = +25°C | T _A < +25°C | T _A = +70°C | T _A = +85°C |
|-----------------------|---------|-----------------|------------------|---|------------------------|------------------------|------------------------|
| Low-K ⁽¹⁾ | DCK | 165°C/W | 395°C/W | 2.5 mW/°C | 250 mW | 140 mW | 100 mW |
| High-K ⁽²⁾ | DCK | 165°C/W | 315°C/W | 3.2 mW/°C | 320 mW | 175 mW | 130 mW |
| High-K ⁽²⁾ | DSE | 67°C/W | 180°C/W | 4.55 mW/°C | 555 mW | 305 mW | 222 mW |
| Low-K ⁽¹⁾ | DDC | 90°C/W | 280°C/W | 3.6 mW/°C | 360 mW | 200 mW | 145 mW |
| High-K ⁽²⁾ | DDC | 90°C/W | 200°C/W | 5.0 mW/°C | 500 mW | 275 mW | 200 mW |

- (1) The JEDEC low-K (1s) board used to derive this data was a 3-inch x 3-inch, two-layer board with 2-ounce copper traces on top of the
- (2) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



ELECTRICAL CHARACTERISTICS

At $V_{IN} = V_{OUT(Typ)} + 0.3$ V or 2.0 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ μF , and $T_J = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$.


| | | | | TI | | | |
|-------------------------------|--------------------------------|---|--|------|------|----------|------------------|
| | PARAMETER | TEST CON | DITIONS | MIN | TYP | MAX | UNIT |
| V _{IN} | Input voltage range | | | 2.0 | | 5.5 | V |
| 1/ | DC sutsut assumes. | 4000 × T × .40500 | V _{OUT} ≥ 1 V | -2 | | +2 | % |
| V _{OUT} | DC output accuracy | –40°C ≤ T _J ≤ +125°C | V _{OUT} < 1 V | -20 | | +20 | mV |
| $\Delta V_{O}/\Delta V_{IN}$ | Line regulation | $V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN}$ $I_{OUT} = 10 \text{ mA}$ | | 1 | 5 | mV | |
| $\Delta V_O / \Delta I_{OUT}$ | Load regulation | 0 mA ≤ I _{OUT} ≤ 200 mA | | 1 | 15 | mV | |
| V_{DO} | Dropout voltage ⁽¹⁾ | $V_{IN} = 0.98 \times V_{OUT(NOM)}$ | I _{OUT} = 200 mA | | 175 | 250 | mV |
| I _{CL} | Output current limit | $V_{OUT} = 0.9 \times V_{OUT(NOM)}$ | 220 | 350 | 550 | mA | |
| Cround nin gurrant | | $I_{OUT} = 0 \text{ mA}$ | | | 31 | 55 | μΑ |
| I_{GND} | Ground pin current | $I_{OUT} = 200 \text{ mA}, V_{IN} = V_{C}$ | | 270 | | μΑ | |
| I _{SHDN} | Ground pin current (shutdown) | $V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN}$ | $V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le 4.5 \text{ V}$ | | | | μΑ |
| PSRR | Power-supply rejection ratio | $V_{IN} = 2.3 \text{ V}, V_{OUT} = 1.8 \text{ N}$ $I_{OUT} = 10 \text{ mA}, f = 1 \text{ kHz}$ | ٧, | | 68 | | dB |
| V _N | Output noise voltage | BW = 100 Hz to 100 kHz V _{IN} = 2.3 V, V _{OUT} = 1.8 | , | | 48 | | μV _{RM} |
| t _{STR} | Startup time (2) | $C_{OUT} = 1.0 \mu F, I_{OUT} = 20$ | 00 mA | | 100 | | μs |
| $V_{EN(HI)}$ | Enable pin high (enabled) | | | 0.9 | | V_{IN} | V |
| V _{EN(LO)} | Enable pin low (disabled) | | | 0 | | 0.4 | V |
| I _{EN} | Enable pin current | V _{EN} = 5.5 V , I _{OUT} = 10 I | AL | | 0.04 | 0.5 | μΑ |
| UVLO | Undervoltage lockout | V _{IN} rising | | 1.9 | | V | |
| т | Thormal chutdown tomporature | Shutdown, temperature | | +160 | | °C | |
| T_{SD} | Thermal shutdown temperature | Reset, temperature decr | easing | | +140 | | °C |
| TJ | Operating junction temperature | | | -40 | | +125 | °C |

 V_{DO} is measured for devices with $V_{OUT(NOM)} \ge 2.35$ V. Startup time = time from EN assertion to 0.98 × $V_{OUT(NOM)}$.




www.ti.com


FUNCTIONAL BLOCK DIAGRAM




www.ti.com

PIN CONFIGURATIONS





DSE PACKAGE SON-6 (TOP VIEW)



(1) No connection.

PIN DESCRIPTIONS

| | TLV7 | ′00xx | | |
|------|--------------|---------------|----------------|---|
| NAME | SON-6 DSE | SC70-5 DCK | SOT23-5 DDC | DESCRIPTION |
| IN | 1 | 1 | 1 | Input pin. A small 1-µF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details. |
| GND | 2 | 2 | 2 | Ground pin |
| EN | 6 | 3 | 3 | Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 μ A, nominal. |
| NC | 4, 5 | 4 | 4 | No connection. This pin can be tied to ground to improve thermal dissipation. |
| OUT | 3 | 5 | 5 | Regulated output voltage pin. A small 1-µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details. |



TYPICAL CHARACTERISTICS

Over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2.0 V, whichever is greater; I_{OUT} = 10 mA, V_{EN} = V_{IN} , C_{OUT} = 1.0 μ F, unless otherwise noted. Typical values are at T_J = +25°C.




Figure 1.




Figure 2.




Figure 3.




Figure 4.



TYPICAL CHARACTERISTICS (continued)

Over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2.0 V, whichever is greater; I_{OUT} = 10 mA, V_{EN} = V_{IN} , C_{OUT} = 1.0 μ F, unless otherwise noted. Typical values are at T_J = +25°C.

TLV70048 DROPOUT VOLTAGE vs OUTPUT CURRENT




Figure 5.




Figure 6.

TLV70018 **GROUND PIN CURRENT vs INPUT VOLTAGE**




Figure 7.




Figure 8.



TYPICAL CHARACTERISTICS (continued)

Over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2.0 V, whichever is greater; I_{OUT} = 10 mA, V_{EN} = V_{IN} , C_{OUT} = 1.0 μ F, unless otherwise noted. Typical values are at T_J = +25°C.

TLV70018 **GROUND PIN CURRENT vs TEMPERATURE** 40 35 Ground Pin Current (µA) 30 25 20 15 10 5 $I_{OUT} = 0 \text{ mA}$ 0 -25 -10 5 35 50 65 80 95 110 125 20

Figure 9.

Temperature (°C)




Figure 11.




Figure 10.

TLV70018 POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY




Figure 12.

TYPICAL CHARACTERISTICS (continued)

Over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2.0 V, whichever is greater; I_{OUT} = 10 mA, V_{EN} = V_{IN} , C_{OUT} = 1.0 μ F, unless otherwise noted. Typical values are at T_J = +25°C.

TLV70018 POWER-SUPPLY RIPPLE REJECTION vs INPUT VOLTAGE




Figure 13.

TLV70018 LOAD TRANSIENT RESPONSE




Figure 15.

TLV70018 LOAD TRANSIENT RESPONSE




Figure 17.

TLV70018 OUTPUT SPECTRAL NOISE DENSITY vs OUTPUT VOLTAGE




Figure 14.

TLV70018 LOAD TRANSIENT RESPONSE




Figure 16.

TLV70018 LINE TRANSIENT RESPONSE




Figure 18.



TYPICAL CHARACTERISTICS (continued)

Over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2.0 V, whichever is greater; I_{OUT} = 10 mA, V_{EN} = V_{IN} , C_{OUT} = 1.0 μ F, unless otherwise noted. Typical values are at T_J = +25°C.

TLV70018 LINE TRANSIENT RESPONSE




Figure 19.

TLV70018 LINE TRANSIENT RESPONSE




Figure 20.

TLV70018 V_{IN} RAMP UP, RAMP DOWN RESPONSE




Figure 21.

APPLICATION INFORMATION

The TLV700xx belongs to a new family of next-generation value LDO regulators. It consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little $(V_{IN}-V_{OUT})$ headroom, make this device ideal for RF portable applications. This family of regulators offers sub-bandgap output voltages down to 0.7 V, current limit, and thermal protection, and is specified from -40°C to $+125^{\circ}\text{C}$.

Input and Output Capacitor Requirements

1.0-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV700xx is designed to be stable with an effective capacitance of 0.1 µF or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 µF. This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance after taking both voltage and temperature derating consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with 0.1-µF effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.

Note that using a 0.1- μ F rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1 μ F. Maximum ESR should be less than 200 m Ω .

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μ F to 1.0- μ F, low ESR capacitor across the IN pin and GND in of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2 Ω , a 0.1- μ F input capacitor may be necessary to ensure stability.

Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High ESR capacitors may degrade PSRR performance.

Internal Current Limit

The TLV700xx internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates $(V_{IN} - V_{OUT}) \times I_{LIMIT}$ until thermal shutdown is triggered and the device turns off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the Thermal Information section for more details.

The PMOS pass element in the TLV700xx has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to the IN pin.

Dropout Voltage

The TLV700xx uses a PMOS pass transistor to achieve low dropout. When $(V_{IN}-V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as $(V_{\text{IN}} - V_{\text{OUT}})$ approaches dropout. This effect is shown in Figure 13 in the Typical Characteristics section.

SLVSA00 -SEPTEMBER 2009 www.ti.com



Transient Response

As with any regulator, increasing the size of the output capacitor reduces over-/undershoot magnitude but increases the duration of the transient response.

Undervoltage Lockout (UVLO)

The TLV700xx uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly.

Thermal Information

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the temperature until the thermal protection is triggered: use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient particular application. condition of the This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TLV700xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV700xx into thermal shutdown degrades device reliability.

Power Dissipation


The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low and high-K boards are given in the Dissipation Ratings table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (PD) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (1)

Package Mounting


Solder pad footprint recommendations for the TLV700xx are available from the Texas Instruments web site at www.ti.com. The recommended land patterns for the DSE, DDC, and DCK packages are shown in Figure 22, Figure 23, and Figure 24, respectively. Figure 25, Figure 26, and Figure 27 show the mechanical package dimensions for the DSE, DDC, and DCK packages, respectively.



- (1) Publication IPC-7351 is recommended for alternate designs.
- (2) For more information, refer to TI application notes SCBA017 and SLUA271 (Quad Flatpack No-Lead Logic Packages and QFN/SON PCB Attachment, respectively) for specific thermal information, via requirements, and additional recommendations for board layout. These documents are available at the Texas Instruments web site (http://www.ti.com) by searching for the literature number.
- (3) Laser-cutting apertures with trapedzoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for stencil design considerations.
- (4) Customers should contact their board fabrication site for minimum solder mask tolerances between signal pads.


Figure 22. Recommended Land Pattern for DSE Package





- (1) All linear dimensions are in millimeters.
- (2) Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- (3) Publication IPC-7351 is recommended for alternate designs.
- (4) Laser-cutting apertures with trapedzoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric load solder paste. Refer to IPC-7525 for other stencil recommendations.


Figure 23. Recommended Land Pattern for DDC Package



- (1) All linear dimensions are in millimeters.
- (2) Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- (3) Publication IPC-7351 is recommended for alternate designs.
- (4) Laser-cutting apertures with trapedzoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric load solder paste. Refer to IPC-7525 for other stencil recommendations.

Figure 24. Recommended Land Pattern for DCK Package






- (1) All linear dimensions are in millimeters.
- (2) Small outline no-lead (SON) package configuration.

Figure 25. DSE Package Dimensions






- (1) All linear dimensions are in millimeters.
- (2) Body dimensions do not include mold flash or protrusion.
- (3) Falls within JEDEC MO-193 variation AB (pin 5).

Figure 26. DDC Package Dimensions





- (1) All linear dimensions are in millimeters.
- (2) Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0,15 per side.
- (3) Falls within JEDEC MO-203 variation AA.

Figure 27. DCK Package Dimensions



www.ti.com 16-Oct-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|---------------------|
| TLV70012DCKR | PREVIEW | SC70 | DCK | 5 | 3000 | TBD | Call TI | Call TI |
| TLV70012DCKT | PREVIEW | SC70 | DCK | 5 | 250 | TBD | Call TI | Call TI |
| TLV70012DDCR | PREVIEW | SOT | DDC | 5 | 3000 | TBD | Call TI | Call TI |
| TLV70012DDCT | PREVIEW | SOT | DDC | 5 | 250 | TBD | Call TI | Call TI |
| TLV70012DSER | ACTIVE | SON | DSE | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70012DSET | ACTIVE | SON | DSE | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70015DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70015DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70015DDCR | ACTIVE | SOT | DDC | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70015DDCT | ACTIVE | SOT | DDC | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70015DSER | ACTIVE | SON | DSE | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70015DSET | ACTIVE | SON | DSE | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70018DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70018DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70018DDCR | ACTIVE | SOT | DDC | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70018DDCT | ACTIVE | SOT | DDC | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70018DSER | ACTIVE | SON | DSE | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70018DSET | ACTIVE | SON | DSE | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70025DDCR | PREVIEW | SOT | DDC | 5 | 3000 | TBD | Call TI | Call TI |
| TLV70025DDCT | PREVIEW | SOT | DDC | 5 | 250 | TBD | Call TI | Call TI |
| TLV70028DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70028DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70028DDCR | ACTIVE | SOT | DDC | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70028DDCT | ACTIVE | SOT | DDC | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70028DSER | ACTIVE | SON | DSE | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70028DSET | ACTIVE | SON | DSE | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70030DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

PACKAGE OPTION ADDENDUM

www.ti.com 16-Oct-2009

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| TLV70030DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70030DDCR | ACTIVE | SOT | DDC | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70030DDCT | ACTIVE | SOT | DDC | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70030DSER | ACTIVE | SON | DSE | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70030DSET | ACTIVE | SON | DSE | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70033DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70033DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70033DDCR | ACTIVE | SOT | DDC | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70033DDCT | ACTIVE | SOT | DDC | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| TLV70033DSER | ACTIVE | SON | DSE | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TLV70033DSET | ACTIVE | SON | DSE | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Oct-2009

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter | Reel Width | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadran |
|--------------|-----------------|--------------------|------|------|------------------|---------------|------------|------------|------------|------------|-----------|-----------------|
| | , , | | | | (mm) | W1 (mm) | ` , | ` , | ` ′ | ` ′ | ` , | |
| TLV70012DSER | SON | DSE | 6 | 3000 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70012DSET | SON | DSE | 6 | 250 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70015DCKR | SC70 | DCK | 5 | 3000 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70015DCKT | SC70 | DCK | 5 | 250 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70015DDCR | SOT | DDC | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70015DDCT | SOT | DDC | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70015DSER | SON | DSE | 6 | 3000 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70015DSET | SON | DSE | 6 | 250 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70018DCKR | SC70 | DCK | 5 | 3000 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70018DCKT | SC70 | DCK | 5 | 250 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70018DDCR | SOT | DDC | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70018DDCT | SOT | DDC | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70018DSER | SON | DSE | 6 | 3000 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70018DSET | SON | DSE | 6 | 250 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70028DCKR | SC70 | DCK | 5 | 3000 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70028DCKT | SC70 | DCK | 5 | 250 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70028DDCR | SOT | DDC | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70028DDCT | SOT | DDC | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Oct-2009

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV70028DSER | SON | DSE | 6 | 3000 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70028DSET | SON | DSE | 6 | 250 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70030DCKR | SC70 | DCK | 5 | 3000 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70030DCKT | SC70 | DCK | 5 | 250 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70030DDCR | SOT | DDC | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70030DDCT | SOT | DDC | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70030DSER | SON | DSE | 6 | 3000 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70030DSET | SON | DSE | 6 | 250 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70033DCKR | SC70 | DCK | 5 | 3000 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70033DCKT | SC70 | DCK | 5 | 250 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TLV70033DDCR | SOT | DDC | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70033DDCT | SOT | DDC | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV70033DSER | SON | DSE | 6 | 3000 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |
| TLV70033DSET | SON | DSE | 6 | 250 | 179.0 | 8.4 | 1.8 | 1.8 | 1.0 | 4.0 | 8.0 | Q2 |



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV70012DSER | SON | DSE | 6 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70012DSET | SON | DSE | 6 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70015DCKR | SC70 | DCK | 5 | 3000 | 195.0 | 200.0 | 45.0 |



PACKAGE MATERIALS INFORMATION

www.ti.com 28-Oct-2009

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV70015DCKT | SC70 | DCK | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70015DDCR | SOT | DDC | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70015DDCT | SOT | DDC | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70015DSER | SON | DSE | 6 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70015DSET | SON | DSE | 6 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70018DCKR | SC70 | DCK | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70018DCKT | SC70 | DCK | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70018DDCR | SOT | DDC | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70018DDCT | SOT | DDC | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70018DSER | SON | DSE | 6 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70018DSET | SON | DSE | 6 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70028DCKR | SC70 | DCK | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70028DCKT | SC70 | DCK | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70028DDCR | SOT | DDC | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70028DDCT | SOT | DDC | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70028DSER | SON | DSE | 6 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70028DSET | SON | DSE | 6 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70030DCKR | SC70 | DCK | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70030DCKT | SC70 | DCK | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70030DDCR | SOT | DDC | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70030DDCT | SOT | DDC | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70030DSER | SON | DSE | 6 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70030DSET | SON | DSE | 6 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70033DCKR | SC70 | DCK | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70033DCKT | SC70 | DCK | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70033DDCR | SOT | DDC | 5 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70033DDCT | SOT | DDC | 5 | 250 | 195.0 | 200.0 | 45.0 |
| TLV70033DSER | SON | DSE | 6 | 3000 | 195.0 | 200.0 | 45.0 |
| TLV70033DSET | SON | DSE | 6 | 250 | 195.0 | 200.0 | 45.0 |



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. This package is lead-free.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated