P3054-X, TP3057-X Extended Temperature Serial Interface CODEC/Filter COMBO Family



TP3054-X, TP3057-X

Extended Temperature Serial Interface CODEC/Filter COMBO® Family

General Description


The TP3054, TP3057 family consists of μ -law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded µ-law or A-law PCM format. The decode portion of each device consists of an expanding decoder. which reconstructs the analog signal from the companded ulaw or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

Features

- -40°C to +85°C operation
- Complete CODEC and filtering system (COMBO) including:
 - Transmit high-pass and low-pass filtering
 - Receive low-pass filter with sin x/x correction
 - Active RC noise filters
 - μ-law or A-law compatible COder and DECoder
 - Internal precision voltage reference
 - Serial I/O interface
 - Internal auto-zero circuitry
- µ-law, 16-pin—TP3054
- A-law, 16-pin—TP3057
- Designed for D3/D4 and CCITT applications
- ±5V operation
- Low operating power—typically 50 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
 - Maximizes line interface card circuit density
- Dual-In-Line or PCC surface mount packages
- See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits"


Connection Diagrams



Order Number TP3057V-X NS Package Number V20A

COMBO® is a registered trademark of National Semiconductor.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.



Top View
Order Number TP3054N-X
NS Package Number N16E
Order Number TP3054WM-X
NS Package Number M16B

Block Diagram




FIGURE 1.

Symbol

MCLK_R/PDN

Svml	pol Function	$BCLK_R/CLKSEL$ The bit clock which shifts data into D_R
		after the FS _R leading edge. May vary fr
V_{BB}	Negative power supply pin.	64 kHz to 2.048 MHz. Alternatively, m
	$V_{BB} = -5V \pm 5\%$.	be a logic input which selects either 1.5
CNIDA	Analas are and All signals are referenced	

GNDA Analog ground. All signals are referenced to this pin.

VF_RO Analog output of the receive power

 $\text{amplifier.} \\ V_{\text{CC}} \qquad \text{Positive power supply pin.}$

 $V_{CC} = +5V \pm 5\%$.

Pin Descriptions

 FS_R Receive frame sync pulse which enables $BCLK_R$ to shift PCM data into D_R . FS_R is an 8 kHz pulse train. See *Figure 2* and

Figure 3 for timing details.

D_R Receive data input. PCM data is shifted into D_R following the FS_R leading edge.

after the FS_R leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK_X is used for both transmit and receive directions (see *Table 1*).

Receive master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asymptopology with MCLK, but should be

Function

MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK $_{\rm X}$, but should be synchronous with MCLK $_{\rm X}$ for best performance. When MCLK $_{\rm R}$ is connected continuously low, MCLK $_{\rm X}$ is selected for all internal timing. When MCLK $_{\rm R}$ is connected continuously high, the device

is powered down.

Symbol	Function
MCLK _X	Transmit master clock. Must be 1.536
	MHz, 1.544 MHz or 2.048 MHz. May be
	asynchronous with MCLK _R . Best performance is realized from
	synchronous operation.
FS_{v}	Transmit frame sync pulse input which
X	enables BCLK _x to shift out the PCM data
	on D _x . FS _x is an 8 kHz pulse train, see
	Figure 2 and Figure 3 for timing details.
BCLK _X	The bit clock which shifts out the PCM
	data on D_X . May vary from 64 kHz to 2.048
	MHz, but must be synchronous with
	MCLK _X .
D_X	The TRI-STATE® PCM data output which
	is enabled by FS _X .
$\overline{TS_X}$	Open drain output which pulses low
	during the encoder time slot.
GS _X	Analog output of the transmit input
	amplifier. Used to externally set gain.
VF _X I-	Inverting input of the transmit input amplifier.
VF _X I+	Non-inverting input of the transmit input amplifier.

Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into a power-down state. All non-essential circuits are deactivated and the D_χ and $VF_{\rm R}O$ outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK $_{\rm R}/{\rm PDN}$ pin and FS $_\chi$ and/or FS $_{\rm R}$ pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK $_{\rm R}/{\rm PDN}$ pin high; the alternative is to hold both FS $_\chi$ and FS $_{\rm R}$ inputs continuously low—the device will power-down approximately 1 ms after the last FS $_\chi$ or FS $_{\rm R}$ pulse. Power-up will occur on the first FS $_\chi$ or FS $_{\rm R}$ pulse. The TRI-STATE PCM data output, D_χ will remain in the high impedance state until the second FS $_\chi$ pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to $\mathrm{MCLK}_{\mathrm{K}}$ and the $\mathrm{MCLK}_{\mathrm{R}}/\mathrm{PDN}$ pin can be used as a power-down control. A low level on $\mathrm{MCLK}_{\mathrm{R}}/\mathrm{PDN}$ powers up the device and a high level powers down the device. In either case, $\mathrm{MCLK}_{\mathrm{K}}$ will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to $\mathrm{BCLK}_{\mathrm{K}}$ and the $\mathrm{BCLK}_{\mathrm{R}}/\mathrm{CLKSEL}$ can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK $_{\rm R}$ /CLKSEL pin, BCLK $_{\rm X}$ will be selected as the bit clock for both the transmit and receive directions. *Table 1* indicates the frequencies of operation which can be selected, depending on the state of BCLK $_{\rm R}$ /CLKSEL. In this synchronous mode, the bit clock, BCLK $_{\rm X}$, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK $_{\rm X}$.

Each FS $_{\rm X}$ pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D $_{\rm X}$ output on the positive edge of BCLK $_{\rm X}$. After 8 bit clock periods, the TRI-STATE D $_{\rm X}$ output is returned to a high impedance state. With an FS $_{\rm R}$ pulse, PCM data is latched via the D $_{\rm R}$ input on the negative edge of BCLK $_{\rm X}$ (or BCLK $_{\rm R}$ if running). FS $_{\rm X}$ and FS $_{\rm R}$ must be synchronous with MCLK $_{\rm X/R}$.

TABLE 1. Selection of Master Clock Frequencies

	Maste	r Clock				
BCLK _R /CLKSEL	Frequency Selected					
	TP3057	TP3054				
Clocked	2.048 MHz	1.536 MHz or				
		1.544 MHz				
0	1.536 MHz or	2.048 MHz				
	1.544 MHz					
1	2.048 MHz	1.536 MHz or				
		1.544 MHz				

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. $\rm MCLK_X$ and $\rm MCLK_R$ must be 2.048 MHz for the TP3057, or 1.536 MHz, 1.544 MHz for the TP3054, and need not be synchronous. For best transmission performance, however, $\rm MCLK_R$ should be synchronous with $\rm MCLK_X$, which is easily achieved by applying only static logic levels to the $\rm MCLK_R/PDN$ pin. This will automatically connect $\rm MCLK_X$ to all internal $\rm MCLK_R$ functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. $\rm FS_X$ starts each encoding cycle and must be synchronous with $\rm MCLK_X$ and $\rm BCLK_X$. $\rm FS_R$ starts each decoding cycle and must be synchronous with $\rm BCLK_R$. $\rm BCLK_R$ must be a clock, the logic levels shown in $\rm Table~1$ are not valid in asynchronous mode. $\rm BCLK_X$ and $\rm BCLK_R$ may operate from 64 kHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS_χ and FS_R , must be one bit clock period long, with timing relationships specified in Figure~2. With FS_χ high during a falling edge of BCLK $_\chi$, the next rising edge of BCLK $_\chi$ enables the D_χ TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_χ output. With FS_R high during a falling edge of BCLK $_R$ (BCLK $_\chi$ in synchronous mode), the next falling edge of BCLK $_R$ latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All four devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS_χ and FS_R , must be three or more bit clock periods long, with timing relationships specified in *Figure 3*. Based on the transmit frame sync, FS_χ , the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D_χ TRI-STATE output buffer is enabled with the rising edge of FS_χ or the rising edge of $BCLK_\chi$, whichever comes later, and the first bit clocked out is the sign bit. The following seven $BCLK_\chi$ rising edges clock out the remaining seven bits. The D_χ output is disabled by the falling

 BCLK_χ edge following the eighth rising edge, or by FS_χ going low, whichever comes later. A rising edge on the receive frame sync pulse, $\mathsf{FS}_\mathsf{R},$ will cause the PCM data at D_R to be latched in on the next eight falling edges of BCLK_R (BCLK_\chi in synchronous mode). All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

In applications where the LSB bit is used for signalling, with FS_R two bit clock periods long, the decoder will interpret the lost LSB as "½" to minimize noise and distortion.

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 4*. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to μ -law (TP3054) or A-law (TP3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5V peak (see table of Transmission Characteristics). The FS $_\chi$ frame sync pulse controls the sam-

pling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through $D_{\rm X}$ at the next FS $_{\rm X}$ pulse. The total encoding delay will be approximately 165 μs (due to the transmit filter) plus 125 μs (due to encoding delay), which totals 290 μs . Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3057) or μ -law (TP3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/power amplifier capable of driving a 600Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS $_{\rm R}$, the data at the D $_{\rm R}$ input is clocked in on the falling edge of the next eight BCLK $_{\rm R}$ (BCLK $_{\rm X}$) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is $\sim \! \! 10 \, \mu \rm s$ (decoder update) plus 110 $\mu \rm s$ (filter delay) plus 62.5 $\mu \rm s$ (½ frame), which gives approximately 180 $\mu \rm s$.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 V_{CC} to GNDA 7V V_{BB} to GNDA -7V

Voltage at any Analog Input

or Output V_{CC} +0.3V to V_{BB} -0.3V

Voltage at any Digital Input or Output

Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec.) V_{CC}+0.3V to GNDA-0.3V -55°C to + 125°C -65°C to +150°C

300°C

Electrical Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = +5.0V ±5%, V_{BB} = -5.0V ±5%; T_A = -40°C to +85°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at V_{CC} = +5.0V, V_{BB} = -5.0V, V_{AB} = 25°C.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIGITAL II	NTERFACE					
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
V_{OL}	Output Low Voltage	D _X , I _L =3.2 mA			0.4	V
		SIG _R , I _L =1.0 mA			0.4	V
		TS _X , I _L =3.2 mA, Open Drain			0.4	V
V_{OH}	Output High Voltage	D_X , I_H =-3.2 mA	2.4			V
		SIG _R , I _H =–1.0 mA	2.4			V
I _{IL}	Input Low Current	GNDA≤V _{IN} ≤V _{IL} , All Digital Inputs	-10		10	μΑ
I _{IH}	Input High Current	V _{IH} ≤V _{IN} ≤V _{CC}	-10		10	μΑ
I _{oz}	Output Current in High Impedance State (TRI-STATE)	D _X , GNDA≤V _O ≤V _{CC}	-10		10	μΑ
ANALOG I	NTERFACE WITH TRANSMIT INPUT AI	MPLIFIER (ALL DEVICES)			!	
I _I XA	Input Leakage Current	–2.5V≤V≤+2.5V, VF _X I+ or VF _X I−	-200		200	nA
R _I XA	Input Resistance	-2.5V≤V≤+2.5V, VF _X I+ or VF _X I-	10			ΜΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _x			50	pF
V _O XA	Output Dynamic Range	GS _X , R _L ≥ 10 kΩ	-2.8		2.8	V
A _V XA	Voltage Gain	VF _X I+ to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1	2		MHz
V _{OS} XA	Offset Voltage		-20		20	mV
V _{CM} XA	Common-Mode Voltage	CMRRXA > 60 dB	-2.5		2.5	٧
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG I	NTERFACE WITH RECEIVE FILTER (A	LL DEVICES)				
R _O RF	Output Resistance	Pin VF _R O		1	3	Ω
R _L RF	Load Resistance	VF _R O=±2.5V	600			Ω
C _L RF	Load Capacitance				500	pF
VOS _R O	Output DC Offset Voltage		-200		200	mV
POWER D	ISSIPATION (ALL DEVICES)					
I _{CC} 0	Power-Down Current	No Load (Note 2)		0.65	2.0	mA
I _{BB} 0	Power-Down Current	No Load (Note 2)		0.01	0.33	mA
I _{cc} 1	Power-Up (Active) Current	No Load(-40°C to 85°C)		5.0	11.0	mA
I _{BB} 1	Power-Up (Active) Current	No Load (-40°C to 85°C)		5.0	11.0	mA


Timing Specifications

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = +5.0V ±5%, V_{BB} = -5.0V ±5%; T_A = -40°C to +85°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at V_{CC} = +5.0V, V_{BB} = -5.0V, T_A = 25°C. All timing parameters are assured at V_{OH} = 2.0V and V_{OL} = 0.7V. See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
1/t _{PM}	Frequency of Master Clocks	Depends on the Device Used and the		1.536		MHz
		BCLK _R /CLKSEL Pin.		1.544		MHz
		MCLK _X and MCLK _R		2.048		MHz
t _{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{PB}	Period of Bit Clock		485	488	15725	ns
t _{RB}	Rise Time of Bit Clock	BCLK _X and BCLK _B			50	ns
t _{FB}	Fall Time of Bit Clock	BCLK _X and BCLK _B	·		50	ns
t _{WMH}	Width of Master Clock High	MCLK _x and MCLK _B	160			ns
t _{WML}	Width of Master Clock Low	MCLK _X and MCLK _B	160			ns
t _{SBFM}	Set-Up Time from BCLK _x High	First Bit Clock after Short Frame	100			ns
SDFIVI	to MCLK _x Falling Edge	the Leading Edge				
	^ 3 3	of FS _x Long Frame	125			
t _{SFFM}	Setup Time from FS _X High to MCLK _X	Long Frame Only	100			ns
	Falling Edge					
t _{WBH}	Width of Bit Clock High	V _{IH} =2.2V	160			ns
t_{WBL}	Width of Bit Clock Low	V _{IL} =0.6V	160			ns
t _{HBFL}	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
t _{HBFS}	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns
t _{SFB}	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	115			ns
t _{DBD}	Delay Time from BCLK _X High to Data Valid	Load=150 pF plus 2 LSTTL Loads	0		140	ns
t _{DBTS}	Delay Time to $\overline{TS_X}$ Low	Load=150 pF plus 2 LSTTL Loads			140	ns
t _{DZC}	Delay Time from BCLK _X Low to Data Output Disabled	C _L =0 pF to 150 pF	50		165	ns
t _{DZF}	Delay Time to Valid Data from FS _X or BCLK _X , Whichever Comes Later	C _L =0 pF to 150 pF	20		165	ns
t _{SDB}	Set-Up Time from D _R Valid to BCLK _{R/X} Low		50			ns
t _{HBD}	Hold Time from BCLK _{R/X} Low to D _R Invalid		50			ns
t _{SF}	Set-Up Time from FS _{X/R} to BCLK _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns
t _{HF}	Hold Time from BCLK _{X/R} Low to FS _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns
t _{HBFI}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns
t _{WFL}	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns







Transmission Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = +5.0V ±5%, V_{BB} = -5.0V ±5%; T_A = -40°C to +85°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, V_{IN} = 0 dBm0, transmit input amplifier connected for unity gain non inverting. Typicals are specified at V_{CC} = +5.0V, V_{BB} = -5.0V, T_A = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	DE RESPONSE					-
	Absolute Levels	Nominal 0 dBm0 Level is 4 dBm				
	(Definition of nominal gain)	(600Ω)				
	, ,	0 dBm0		1.2276		Vrms
•		Max Overload Level		1.2270		VIIIIC
MAX				0.504		.,
		TP3054 (3.17 dBm0)		2.501		V _{PK}
		TP3057 (3.14 dBm0)		2.492		V _{PK}
G_{XA}	Transmit Gain, Absolute	T _A =25°C, V _{CC} =5V, V _{BB} =-5V	,			
		Input at GS _x =0 dBm0 at 1020 Hz	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA}	f=16 Hz	7 4		-40	dB
ΛΠ	^ ^A	f=50 Hz			-30	dB
		f=60 Hz			-26	dB
		f=200 Hz	-1.8		-0.1	dB
			-0.15		0.15	dB
		f=300 Hz-3000 Hz				
		f=3152 Hz	-0.15		0.20	dB
		f=3300 Hz	-0.35		0.1	dB
		f=3400 Hz	-0.7		0	dB
		f=4000 Hz			-14	dB
		f=4600 Hz and Up, Measure			-32	dB
		Response from 0 Hz to 4000 Hz				
G _{XAT}	Absolute Transmit Gain Variation	Relative to G _{XA}	-0.15		0.15	dB
7011	with Temperature					
G _{XAV}	Absolute Transmit Gain Variation	Relative to G _{XA}	-0.05		0.05	dB
○XAV	with Supply Voltage	Holding to GXA	0.00		0.00	u.b
G	Transmit Gain Variations with	Sinusoidal Test Method				
G _{XRL}						
	Level	Reference Level=-10 dBm0				
		VF _X I ⁺ =-40 dBm0 to +3 dBm0	-0.2		0.2	dB
		VF _X I+=−50 dBm0 to −40 dBm0	-0.4		0.4	dB
		VF _X I+=-55 dBm0 to -50 dBm0	-1.2		1.2	dB
G _{RA}	Receive Gain, Absolute	T _A =25°C, V _{CC} =5V, V _{BB} =-5V				
na .		Input=Digital Code Sequence				
		for 0 dBm0 Signal at 1020 Hz	-0.20		0.20	dB
	Pagaiya Cain, Palatiya to C	f=0 Hz to 3000 Hz	-0.15			
G _{RR}	Receive Gain, Relative to G _{RA}				0.15	dB
		f=3300 Hz	-0.35		0.1	dB
		f=3400 Hz	-0.7		0	dB
		f=4000 Hz			-14	dB
G_{RAT}	Absolute Receive Gain Variation	Relative to G _{RA}	-0.15		0.15	dB
	with Temperature					
G _{RAV}	Absolute Receive Gain Variation	Relative to G _{RA}	-0.05		0.05	dB
10.1	with Supply Voltage	110				
G _{RRL}	Receive Gain Variations with	Sinusoidal Test Method; Reference				
∽RRL						
	Level	Input PCM Code Corresponds to an				
		Ideally Encoded				
		PCM Level =-40 dBm0 to +3 dBm0	-0.2		0.2	dB
		PCM Level =-50 dBm0 to -40 dBm0	-0.4		0.4	dB
		PCM Level =-55 dBm0 to -50 dBm0	-1.2		1.2	dB

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{RO}	Receive Output Drive Level	R_L =600 Ω	-2.5		2.5	V
ENVELO	PE DELAY DISTORTION WITH FREG	UENCY				
D _{XA}	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA}	f=500 Hz-600 Hz		195	220	μs
		f=600 Hz-800 Hz		120	145	μs
		f=800 Hz-1000 Hz		50	75	μs
		f=1000 Hz-1600 Hz		20	40	μs
		f=1600 Hz-2600 Hz		55	75	μs
		f=2600 Hz-2800 Hz		80	105	μs
		f=2800 Hz-3000 Hz		130	155	μs
D _{RA}	Receive Delay, Absolute	f=1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA}	f=500 Hz-1000 Hz	-40	-25		<u> </u>
→RH	Tiodolve Bolay, Holalive to B _{RA}	f=1000 Hz-1600 Hz	-30	-20		μs
		f=1600 Hz-2600 Hz		70	90	μs
		f=2600 Hz-2800 Hz		100	125	μs
		f=2800 Hz-3000 Hz		145	175	μs
NOISE		1-2000 12-0000 12	~	140	1/3	μs
	Transmit Noise, C Message	TP3054	1	12	16	dBrnC
N _{XC}				12	10	UBITIC
\I	Weighted Transmit Noise, P. Massage	(<i>Note 3</i>) TP3057		–74	-67	dBm0r
N _{XP}	Transmit Noise, P Message			-/4	-67	ubiliop
VI.	Weighted	(Note 3)				
N _{RC}	Receive Noise, C Message	PCM Code is Alternating		0	11	dBroC(
\.I	Weighted Description Reports	Positive and Negative Zero — TP3054		8	11	dBrnC
N _{RP}	Receive Noise, P Message	TP3057 PCM Code Equals Positive		00	70	-ID 0
\ I	Weighted	Zero —		-82	-79	dBm0p
N _{RS}	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around			-53	dBm0
2000	D ::: D	Measurement, VF _X I+=0 Vrms				-
PPSR _X	Positive Power Supply Rejection,	V _{CC} =5.0 V _{DC} +100 mVrms	40			IDO
NDOD	Transmit	f=0 kHz -50 kHz (<i>Note 4</i>)	40			dBC
NPSR _X	Negative Power Supply Rejection,	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$	40			IDO
DD0D	Transmit	f=0 kHz-50 kHz (<i>Note 4</i>)	40			dBC
PPSR _R	Positive Power Supply Rejection,	PCM Code Equals Positive Zero				
	Receive	V _{CC} =5.0 V _{DC} +100 mVrms				
		Measure VF _R 0 f=0 Hz-4000 Hz	00			400
		f=4 kHz-25 kHz	38 38			dBC dB
		f=25 kHz-50 kHz	35			dB
NPSR _R	Negative Power Supply Rejection,	PCM Code Equals Positive Zero	33			ub
VI OII _R	Receive	V _{BB} =-5.0 V _{DC} +100 mVrms				
	Ticceive	Measure VF _B 0				
		f=0 Hz-4000 Hz	38			dBC
		f=4 kHz-25 kHz	38			dB
		f=25 kHz-50 kHz	35			dB
SOS	Spurious Out-of-Band Signals	Loop Around Measurement, 0 dBm0,			-30	dB
	at the Channel Output	300 Hz to 3400 Hz Input PCM Code				45
		Applied at D _B .				
		4600 Hz–7600 Hz			-30	dB
		7600 Hz–8400 Hz			_30 _40	dB
		8400 Hz–100,000 Hz			-30	dB
	I	3.0000,000 112	I			

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DISTORT	ION	·	•			
STD _{X,}	Signal to Total Distortion	Sinusoidal Test Method (Note 6)				
STD _R	Transmit or Receive	Level=3.0 dBm0	33			dBC
	Half-Channel	=0 dBm0 to -30 dBm0	36			dBC
		=-40 dBm0 XMT	28			dBC
		RCV	29			dBC
		=-55 dBm0 XMT	13			dBC
		RCV	14			dBC
SFD _X	Single Frequency Distortion,				-43	dB
	Transmit					
SFD _R	Single Frequency Distortion,				-43	dB
	Receive					
IMD	Intermodulation Distortion	Loop Around Measurement,			-41	dB
		VF _X I+=-4 dBm0 to -21 dBm0, Two				
		Frequencies in the Range				
		300 Hz-3400 Hz				
CROSSTA	ALK					_
CT _{X-R}	Transmit to Receive Crosstalk,	f=300 Hz-3400 Hz		-90	-70	dB
	0 dBm0 Transmit Level	D _R =Quiet PCM Code (Note 6)				
CT _{R-X}	Receive to Transmit Crosstalk,	f=300 Hz-3400 Hz, VF _X l=Multitone		-90	-70	dB
	0 dBm0 Receive Level	(Note 4)				

Encoding Format at D_X Output

		ТР3054 µ-Law								8057 Law						
										(Inc	ludes	Ever	n Bit I	nvers	ion)	
V _{IN} (at GS _X)=+Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
V _{IN} (at GS _X)=0V	1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1
	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1
V _{IN} (at GS _X)=-Full-Scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

Note 3: Measured by extrapolation from the distortion test result at -50 dBm0.

 $\textbf{Note 4:} \ \mathsf{PPSR}_{\mathsf{X}}, \ \mathsf{NPSR}_{\mathsf{X}}, \ \mathsf{and} \ \mathsf{CT}_{\mathsf{R-X}} \ \mathsf{are} \ \mathsf{measured} \ \mathsf{with} \ \mathsf{a} \ \mathsf{-50} \ \mathsf{dBm0} \ \mathsf{activation} \ \mathsf{signal} \ \mathsf{applied} \ \mathsf{to} \ \mathsf{VF}_{\mathsf{X}} \mathsf{l^+}.$

 $\textbf{Note 5:} \ TP3054/57 \ are \ measured \ using \ \complement \ message \ weighted \ filter \ for \ \mu-law \ and \ psophometric \ weighted \ filter \ for \ A-law.$

Note 6: CT_{X-R} @ 1.544 MHz MCLK $_X$ freq. is -70 dB max, $50\% \pm 5\%$ BCLK $_X$ duty cycle.

Applications Information

POWER SUPPLIES

While the pins of the TP3050 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μF supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB} , as close to device pins as possible.

For best performance, the ground point of each CODEC/FIL-TER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to $\rm V_{CC}$ and $\rm V_{BB}$ with 10 μF capacitors.

RECEIVE GAIN ADJUSTMENT

For applications where a TP3050 family CODEC/filter receive output must drive a 600Ω load, but a peak swing lower than $\pm 2.5V$ is required, the receive gain can be easily adjusted by inserting a matched T-pad or π -pad at the output. *Table 2* lists the required resistor values for 600Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600Ω is obtained if the output impedance of the attenuator is in the range 282Ω to 319Ω (assuming a perfect transformer).

T-Pad Attenuator



867411


$$R1 = Z1 \left(\frac{N^2 + 1}{N^2 - 1}\right) - 2\sqrt{Z1.\overline{Z2}} \left(\frac{N}{N^2 - 1}\right)$$

$$R2 = 2\sqrt{Z1.Z2} \left(\frac{N}{N^2 - 1}\right)$$
Where: $N = \sqrt{\frac{POWER\ IN}{POWER\ OUT}}$
and
$$S = \sqrt{\frac{Z1}{72}}$$

Also: $Z = \sqrt{Z_{SC} \cdot Z_{OC}}$

Where Z_{SC} = impedance with short circuit termination and Z_{OC} = impedance with open circuit termination

π-Pad Attenuator



867412

Note: See Application Note 370 for further details.


$$R3 = \sqrt{\frac{Z1.Z2}{2}} \left(\frac{N^2 - 1}{N} \right)$$

$$R3 = Z1 \left(\frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

TABLE 2. Attentuator Tables for Z1=Z2=300 Ω (All Values in Ω)

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	8.7k	10,4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.61	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	379	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

Typical Synchronous Application





Note 1: XMIT gain = $20 \times log \left(\frac{R1 + R2}{R2}\right)$, $(R1 + R2) > 10 \text{ K}\Omega$.

FIGURE 4.




Physical Dimensions inches (millimeters) unless otherwise noted






Dual-In-Line Package (M) Order Number TP3054WM-X NS Package Number M16B



www.ti.com 16

NS Package Number N16E



Cavity Dual-In-Line Package (V) Order Number TP3057 V X NS Package Number V20A

Notes

TI/NATIONAL INTERIM IMPORTANT NOTICE

Texas Instruments has purchased National Semiconductor. As of Monday, September 26th, and until further notice, products sold or advertised under the National Semiconductor name or logo, and information, support and interactions concerning such products, remain subject to the preexisting National Semiconductor standard terms and conditions of sale, terms of use of website, and Notices (and/or terms previously agreed in writing with National Semiconductor, where applicable) and are not subject to any differing terms and notices applicable to other TI components, sales or websites. To the extent information on official TI and National websites and business social networking media, etc., pertains to both TI and National-branded products, both companies' instructions, warnings and limitations in the above-referenced terms of use apply.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Product	S	Appl	ications
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics- defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf	TI E2E Community Home Page	e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

ww.ti.com Copyright© 2011 Texas Instruments Incorporated