# TPA0142 2-W STEREO AUDIO POWER AMPLIFIER WITH DC VOLUME CONTROL

SLOS248D - JUNE 1999 - REVISED MAY 2001

☐ GND

13

#### Compatible With PC 99 Desktop Line-Out **PWP PACKAGE** (TOP VIEW) Into 10-k $\Omega$ Load Compatible With PC 99 Portable Into 8- $\Omega$ 10 GND □ 24 ☐ GND 2 23 PCB ENABLE RLINEIN Internal Gain Control, Which Eliminates 3 22 **SHUTDOWN** VOLUME I 4 21 **External Gain-Setting Resistors** LOUT+ □ ☐ ROUT+ LLINEIN I 5 20 ☐ RHPIN DC Volume Control From 20 dB to -40 dB LHPIN $\Box$ 6 19 $\square$ $\vee_{DD}$ 2-W/Ch Output Power Into 3- $\Omega$ Load 7 18 PV<sub>DD</sub> □ $PV_{DD}$ **PC-Beep Input** RIN 🗆 17 ☐ CLK LOUT- 9 16 ☐ ROUT-**Depop Circuitry** ☐ SE/BTL LIN $\square$ 10 15 Stereo Input MUX BYPASS □ 14 ☐ PC-BEEP 11

#### description

**Fully Differential Input** 

**Low Supply Current and Shutdown Current** 

Surface-Mount Power Packaging 24-Pin TSSOP PowerPAD™

The TPA0142 is a stereo audio power amplifier in a 24-pin TSSOP thermally enhanced package capable of delivering 2 W of continuous RMS power per channel into 3- $\Omega$  loads. This device minimizes the number of external components needed, which simplifies the design and frees up board space for other features. When driving 1 W into 8- $\Omega$  speakers, the TPA0142 has less than 0.22% THD+N across its specified frequency range.

GND □

12

Included within this device is integrated depop circuitry that virtually eliminates transients that cause noise in the speakers.

Amplifier gain is controlled by a dc voltage input on the VOLUME terminal. There are 31 discrete steps covering the range of 20 dB (maximum volume setting) to –40 dB (minimum volume setting) in 2-dB steps. When the VOLUME terminal exceeds 3.54 V, the device is muted. An internal input MUX allows two sets of stereo inputs to the amplifier. In notebook applications, where internal speakers are driven as BTL and the line outputs (often headphone drive) are required to be SE, the TPA0142 automatically switches into SE mode when the SE/BTL input is activated, and this effectively reduces the gain by 6 dB.

The TPA0142 consumes only 20 mA of supply current during normal operation. A shutdown mode reduces the supply current to less than 150  $\mu$ A.

The PowerPAD package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of approximately 35°C/W are truly realized in multilayer PCB applications. This allows the TPA0142 to operate at full power into  $8-\Omega$  loads at ambient temperatures of  $85^{\circ}$ C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



# functional block diagram





#### **AVAILABLE OPTIONS**

	PACKAGED DEVICE
T <sub>A</sub>	TSSOP† (PWP)
−40°C to 85°C	TPA0142PWP

<sup>†</sup> The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0142PWPR).

# **Terminal Functions**

TERMINAL						
NAME	NO.	I/O	DESCRIPTION			
BYPASS	11		Tap to voltage divider for internal mid-supply bias generator			
CLK	17	I	If a 47-nF capacitor is attached, the TPA0142 generates an internal clock. An external clock can override the internal clock input to this terminal.			
GND	1, 12 13, 24		Ground connection for circuitry. Connected to thermal pad			
LHPIN	6	I	Left channel headphone input, selected when SE/BTL is held high			
LIN	10	I	Common left input for fully differential input. AC ground for single-ended inputs			
LLINEIN	5	I	Left channel line negative input, selected when SE/BTL is held low			
LOUT+	4	0	Left channel positive output in BTL mode and positive output in SE mode			
LOUT-	9	0	Left channel negative output in BTL mode and high-impedance in SE mode			
PCB ENABLE	2	I	If this terminal is high, the detection circuitry for PC-BEEP is overridden and passes PC-BEEP through the amplifier, regardless of its amplitude. If PCB ENABLE is floating or low, the amplifier continues to operate normally.			
PC-BEEP	14	I	The input for PC-Beep mode. PC-BEEP is enabled when a > 1-V (peak-to-peak) square wave is input to PC-BEEP or PCB ENABLE is high.			
$PV_{DD}$	7, 18	I	Power supply for output stage			
RHPIN	20	I	Right channel headphone input, selected when SE/BTL is held high			
RIN	8	I	Common right input for fully differential input. AC ground for single-ended inputs			
RLINEIN	23	I	Right channel line input, selected when SE/BTL is held low			
ROUT+	21	0	Right channel positive output in BTL mode and positive output in SE mode			
ROUT-	16	0	Right channel negative output in BTL mode and high-impedance in SE mode			
SE/BTL	15	Ι	Input and output MUX control. When this terminal is held high, the LHPIN or RHPIN and SE output is selected. When this terminal is held low, the LLINEIN or RLINEIN and BTL output are selected.			
SHUTDOWN	22	ı	When held low, this terminal places the entire device, except PC-BEEP detect circuitry, in shutdown mode.			
$V_{DD}$	19	I	Analog V <sub>DD</sub> input supply. This terminal needs to be isolated from PV <sub>DD</sub> to achieve highest performance.			
VOLUME	3	ı	VOLUME detects the dc level at the terminal and sets the gain for 31 discrete steps covering a range of 20 dB to -40 dB for dc levels of 0.15 V to 3.54 V. When the dc level is over 3.54 V, the device is muted.			

# **TPA0142** 2-W STEREO AUDIO POWER AMPLIFIER WITH DC VOLUME CONTROL

SLOS248D - JUNE 1999 - REVISED MAY 2001

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>DD</sub>	6 V
Input voltage, V <sub>I</sub>	
Continuous total power dissipation	Internally limited (see Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Operating junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 secon	ds 260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \leq 25^{\circ}\mbox{C}$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
PWP	2.7 W‡	21.8 mW/°C	1.7 W	1.4 W

<sup>\$\</sup>frac{1}{2}\$ See the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report(literature number SLMA002), for more information on the PowerPAD™ package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD on page 33 of the before mentioned document.

#### recommended operating conditions

		MIN	I MAX	UNIT	
Supply voltage, V <sub>DD</sub>		4.5	5.5	V	
SE/BTL		4	ļ	\ \	
High-level input voltage, V <sub>IH</sub>	SHUTDOWN	2	2	<b></b>	
Low lovel input voltage. Vu	SE/BTL		3	V	
Low-level input voltage, V <sub>IL</sub>			0.8	1 °	
Operating free-air temperature, T <sub>A</sub>		-40	85	°C	

### electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vos	Output offset voltage (measured differentially)	$V_I = 0 V$ , $A_V = 2 V/V$			25	mV
	Supply ripple rejection ratio	V <sub>DD</sub> = 4.9 V to 5.1 V		67		dB
lінl	High-level input current	$V_{DD} = 5.5 \text{ V}, \qquad V_{I} = V_{DD}$			900	nA
I <sub>IL</sub>	Low-level input current	$V_{DD} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V}$			900	nA
	Cumbi current	BTL mode		20		mA
I <sub>DD</sub> Supply current		SE mode		10		IIIA
I <sub>DD(SD)</sub>	Supply current, shutdown mode			150	300	μΑ



# **TPA0142** 2-W STEREO AUDIO POWER AMPLIFIER WITH DC VOLUME CONTROL SLOS248D – JUNE 1999 – REVISED MAY 2001

# operating characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C, $R_L$ = 4 $\Omega$ , Gain = 2 V/V, BTL mode (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
PO	Output power	THD = 1%,	f = 1 kHz		2		W
THD + N	Total harmonic distortion plus noise	P <sub>O</sub> = 1 W,	f = 20 Hz to 15 kHz		0.22%		
ВОМ	Maximum output power bandwidth	THD = 5%			>15		kHz
	Complex simple seinesting setin	$C_{(BYP)} = 0.47 \mu\text{F},$	BTL mode		65		dB
	Supply ripple rejection ratio	f = 1 kHz	SE mode		60		uБ
\ <u></u>	$C_{(BYP)} = 0.47 \mu\text{F},$		BTL mode		34		\/=
V <sub>n</sub> Noise output voltage		f = 20 Hz to 20 kHz	SE mode		44		μVRMS

# **TYPICAL CHARACTERISTICS**


# **Table of Graphs**

			FIGURE
	Total harmonia distantian plun pains	vs Output power	1, 4, 6, 8, 10
THD+N		vs Voltage gain	2
I I I I I I I I I I I I I I I I I I I	Total harmonic distortion plus noise	vs Frequency	3, 5, 7, 9, 11
		vs Output voltage	12
٧n	Output noise voltage	vs Bandwidth	13
	Supply ripple rejection ratio	vs Frequency	14, 15
	Crosstalk	vs Frequency	16, 17, 18
	Shutdown attenuation	vs Frequency	19
SNR	Signal-to-noise ratio	vs Bandwidth	20
	Closed loop response		21, 22
Po	Output power	vs Load resistance	23, 24
D-	Down discipation	vs Output power	25, 26
$P_{D}$	Power dissipation	vs Ambient temperature	27
Zi	Input impedance	vs Gain	28


#### **TOTAL HARMONIC DISTORTION PLUS NOISE**




#### **TOTAL HARMONIC DISTORTION PLUS NOISE**



### TOTAL HARMONIC DISTORTION PLUS NOISE



# TOTAL HARMONIC DISTORTION PLUS NOISE





# TOTAL HARMONIC DISTORTION PLUS NOISE vs






Figure 5


# TOTAL HARMONIC DISTORTION PLUS NOISE vs




TOTAL HARMONIC DISTORTION PLUS NOISE




TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE vs




# TOTAL HARMONIC DISTORTION PLUS NOISE



# TOTAL HARMONIC DISTORTION PLUS NOISE




## TOTAL HARMONIC DISTORTION PLUS NOISE



# **OUTPUT NOISE VOLTAGE BANDWIDTH** 160 $V_{DD} = 5 V$ $R_L = 4 \Omega$ 140 $V_n$ - Output Noise Voltage - $\mu V_{RMS}$ 120 100 80 60 $A_V = 20 \text{ dB}$ 40 $A_V = 6 dB$ 20 οĽ 100 1k 20k 0 10k BW - Bandwidth - Hz

Figure 13



**SUPPLY RIPPLE REJECTION RATIO FREQUENCY**  $R_L = 32 \Omega$ 







Figure 15








6

# SHUTDOWN ATTENUATION **FREQUENCY** VI = 1 VRMS -20 $R_L = 10 \text{ k}\Omega$ , SE Shutdown Attenuation - dB -40 -60 $R_L = 32 \Omega$ , SE -80 -100 $R_L = 8 \Omega$ , BTL -120 20 100 1k 10k 20k f - Frequency - Hz Figure 19






Figure 21





Figure 22







#### **POWER DISSIPATION**

# AMBIENT TEMPERATURE




Figure 27

#### **INPUT IMPEDANCE**




Figure 28

#### **APPLICATION INFORMATION**




Figure 29. Typical TPA0142 Application Circuit




**Table 1. DC Volume Control** 

VOLUME (	Terminal 3)	CAIN of AMPLIFIED
FROM (V)	TO (V)	GAIN of AMPLIFIER (dB)
0	0.15	20
0.15	0.28	18
0.28	0.39	16
0.39	0.5	14
0.5	0.61	12
0.61	0.73	10
0.73	0.84	8
0.84	0.95	6
0.95	1.06	4
1.06	1.17	2
1.17	1.28	0
1.28	1.39	-2
1.39	1.5	-4
1.5	1.62	-6
1.62	1.73	-8
1.73	1.84	-10
1.84	1.95	-12
1.95	2.07	-14
2.07	2.18	-16
2.18	2.29	-18
2.29	2.41	-20
2.41	2.52	-22
2.52	2.63	-24
2.63	2.74	-26
2.74	2.86	-28
2.86	2.97	-30
2.97	3.08	-32
3.08	3.2	-34
3.2	3.31	-36
3.31	3.42	-38
3.42	3.54	-40
3.54	5	-85

# selection of components

Figure 30 and Figure 31 are schematic diagrams of typical notebook computer application circuits.






NOTE A: A 0.1-μF ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10 μF or greater should be placed near the audio power amplifier.

Figure 30. Typical TPA0142 Application Circuit Using Single-Ended Inputs and Input MUX





NOTE A: A 0.1- $\mu$ F ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10  $\mu$ F or greater should be placed near the audio power amplifier.

Figure 31. Typical TPA0142 Application Circuit Using Differential Inputs



#### input resistance

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over six times that value. As a result, if a single capacitor is used in the input high-pass filter, the –3 dB or cutoff frequency will also change by over six times.




Figure 32. Resistor on Input for Cut-Off Frequency

The input resistance at each gain setting is given in Figure 28:

The -3 dB frequency can be calculated using equation 1.


$$f_{-3 dB} = \frac{1}{2\pi R_i C}$$
 (1)

If the filter must be more accurate, the value of the capacitor should be increased while value of the resistor to ground should be decreased. In addition, the order of the filter could be increased.

# input capacitor, Ci

In the typical application an input capacitor,  $C_i$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input impedance of the amplifier,  $Z_i$ , form a high-pass filter with the corner frequency determined in equation 2.

$$f_{c(highpass)} = \frac{1}{2\pi Z_i C_i}$$



(2)

#### **APPLICATION INFORMATION**

#### input capacitor, Ci (continued)

The value of  $C_i$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $Z_i$  is 710 k $\Omega$  and the specification calls for a flat-bass response down to 40 Hz. Equation 2 is reconfigured as equation 3.

$$C_{i} = \frac{1}{2\pi Z_{i} f_{c}} \tag{3}$$

In this example,  $C_i$  is 5.6 nF, so one would likely choose a value in the range of 5.6 nF to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher that the source dc level. Note that it is important to confirm the capacitor polarity in the application.

# power supply decoupling, C(S)

The TPA0142 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device  $V_{DD}$  lead works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

# midrail bypass capacitor, C(BYP)

The midrail bypass capacitor  $(C_{(BYP)})$  is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_{(BYP)}$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.


Bypass capacitor ( $C_{(BYP)}$ ) values of 0.47- $\mu$ F to 1- $\mu$ F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.



#### **APPLICATION INFORMATION**

# output coupling capacitor, C(C)

In the typical single-supply SE configuration, an output coupling capacitor  $(C_{(C)})$  is required to block the dc bias at the output of the amplifier thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 4.



The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher degrading the bass response. Large values of  $C_{(C)}$  are required to pass low frequencies into the load. Consider the example where a  $C_{(C)}$  of 330  $\mu F$  is chosen and loads vary from 3  $\Omega$ , 4  $\Omega$ , 8  $\Omega$ , 32  $\Omega$ , 10  $k\Omega$ , and 47  $k\Omega$ . Table 2 summarizes the frequency response characteristics of each configuration.

Table 2. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

RL	C(C)	LOWEST FREQUENCY
3 Ω	330 μF	161 Hz
4 Ω	330 μF	120 Hz
8 Ω	330 μF	60 Hz
32 Ω	330 μF	15 Hz
10,000 Ω	330 μF	0.05 Hz
47,000 Ω	330 μF	0.01 Hz

As Table 2 indicates, most of the bass response is attenuated into a 4- $\Omega$  load, an 8- $\Omega$  load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

# using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.



#### **APPLICATION INFORMATION**

## bridged-tied load versus single-ended mode

Figure 33 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA0142 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields  $4 \times$  the output power from the same supply rail and load impedance (see equation 5).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$

$$V_{DD}$$

Figure 33. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an  $8-\Omega$  speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power, that is a 6-dB improvement, which is loudness that can be heard. In addition to increased power, there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 34. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33  $\mu$ F to 1000  $\mu$ F), so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance, and it is calculated with equation 6.

$$f_{(c)} = \frac{1}{2\pi R_1 C_{(C)}}$$
 (6)

#### **APPLICATION INFORMATION**

For example, a  $68-\mu$ F capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 34. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *crest factor and thermal considerations* section.

#### single-ended operation

In SE mode (see Figure 34), the load is driven from the primary amplifier output for each channel (OUT+, terminals 21 and 4).

The amplifier switches single-ended operation when the SE/BTL terminal is held high. This puts the negative outputs in a high-impedance state, and reduces the amplifier's gain to 1 V/V.

#### BTL amplifier efficiency

Class-AB amplifiers are often inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current ( $I_{DD}$ rms) determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 35).






Figure 35. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier = 
$$\frac{P_L}{P_{SUP}}$$
 (7)

Where:

$$P_L = \frac{V_L rms^2}{R_L}$$
, and  $V_{LRMS} = \frac{V_P}{\sqrt{2}}$ , therefore,  $P_L = \frac{V_P^2}{2R_L}$ 

and 
$$P_{SUP} = V_{DD} I_{DD}$$
avg and  $I_{DD}$ avg  $= \frac{1}{\pi} \int_0^{\pi} \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} \left[ \cos(t) \right]_0^{\pi} = \frac{2V_P}{\pi R_L}$ 

Therefore,

$$P_{SUP} \; = \; \frac{2 \; V_{DD} \; V_P}{\pi \; R_I}$$

substituting PL and PSUP into equation 7,

Efficiency of a BTL amplifier 
$$= \frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}$$

Where:

$$V_P = \sqrt{2 P_I R_I}$$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$

$$\begin{split} P_L &= \text{Power delivered to load} \\ P_{SUP} &= \text{Power drawn from power supply} \\ V_{LRMS} &= \text{RMS voltage on BTL load} \\ R_L &= \text{Load resistance} \\ V_P &= \text{Peak voltage on BTL load} \\ I_{DD} \text{avg} &= \text{Average current drawn from the power supply} \\ V_{DD} &= \text{Power supply voltage} \\ \eta_{BTL} &= \text{Efficiency of a BTL amplifier} \end{split}$$



(8)

#### APPLICATION INFORMATION

Table 3 employs equation 8 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)
0.25	31.4	2	0.55
0.5	44.4	2.83	0.62
1	62.8	4	0.59
1.25	70.2	4.47†	0.53

Table 3. Efficiency Vs Output Power in 5-V, 8- $\Omega$  BTL Systems

A final point to remember about Class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 8,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.

#### crest factor and thermal considerations

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature the internal dissipated power at the average output power level must be used. From the TPA0142 data sheet, one can see that when the TPA0142 is operating from a 5-V supply into a 3- $\Omega$  speaker that 4-W peaks are available. To converting watts to dB use equation 9.

$$P_{dB} = 10 Log \frac{P_W}{P_{ref}} = 10 Log \frac{4 W}{1 W} = 6 dB$$
 (9)

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

6 dB - 15 dB = -9 dB (15-dB crest factor)

6 dB - 12 dB = -6 dB (12-dB crest factor)

6 dB - 9 dB = -3 dB (9-dB crest factor)

6 dB - 6 dB = 0 dB (6-dB crest factor)

6 dB - 3 dB = 3 dB (3-dB crest factor)

To converting dB back into watts use equation 10.



<sup>†</sup> High peak voltages cause the THD to increase.

78°C 96°C

#### APPLICATION INFORMATION

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3-dB crest factor, against 12-dB and 15-dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V,  $3-\Omega$  system, the internal dissipation in the TPA0142 and maximum ambient temperatures is shown in Table 4.

**PEAK OUTPUT POWER** POWER DISSIPATION **MAXIMUM AMBIENT AVERAGE OUTPUT POWER** (W/Channel) **TEMPERATURE** (W) 4 2 W (3 dB) 1.7 -3°C 4 6°C 1000 mW (6 dB) 1.6 4 500 mW (9 dB) 1.4 24°C 4 250 mW (12 dB) 1.1 51°C

Table 4. TPA0142 Power Rating, 5-V, 3- $\Omega$  Stereo

Table 5. TPA0142 Power Rating, 5-V, 8-Ω Stereo

125 mW (15 dB)

63 mW (18 dB)

4

4

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE
2.5	1250 mW (3-dB crest factor)	0.55	100°C
2.5	1000 mW (4-dB crest factor)	0.62	94°C
2.5	500 mW (7-dB crest factor)	0.59	97°C
2.5	250 mW (10-dB crest factor)	0.53	102°C

The maximum dissipated power,  $P_{Dmax}$ , is reached at a much lower output power level for an 8- $\Omega$  load than for a 3- $\Omega$  load. As a result, use equation 11 or calculating  $P_{D(max)}$  for an 8- $\Omega$  application.

$$P_{D(max)} = \frac{2V_{DD}^2}{\pi^2 R_I} \tag{11}$$

However, in the case of a 3- $\Omega$  load, the  $P_{D(max)}$  occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the  $P_{D(max)}$  formula for a 3- $\Omega$  load.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the PWP package is shown in the Dissipation Rating Table. To convert this to  $\Theta_{JA}$  use equation 12.

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.022} = 45^{\circ}\text{C/W}$$
 (12)

0.8

0.6

#### APPLICATION INFORMATION

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated heat needs to be doubled for two channel operation. Given  $\Theta_{JA}$ , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated using equation 13. The maximum recommended junction temperature for the TPA0142 is 150°C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A Max = T_J Max - \Theta_{JA} P_D$$
 (13)  
= 150 - 45(0.6 × 2) = 96°C (15-dB crest factor)

#### NOTE:

Internal dissipation of 0.6 W is estimated for a 2-W system with 15-dB crest factor per channel.

Tables 4 and 5 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA0142 is designed with thermal protection that turns the device off when the junction temperature surpasses  $150^{\circ}$ C to prevent damage to the IC. Tables 4 and 5 were calculated for maximum listening volume without distortion. When the output level is reduced the numbers in the table change significantly. Also, using  $8-\Omega$  speakers dramatically increases the thermal performance by increasing amplifier efficiency.

#### SE/BTL operation

The ability of the TPA0142 to easily switch between BTL and SE modes is one of its most important cost saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in BTL mode but external headphone or speakers must be accommodated. Internal to the TPA0142, two separate amplifiers drive OUT+ and OUT−. The SE/BTL input controls the operation of the follower amplifier that drives LOUT− and ROUT−. When SE/BTL is held low, the amplifier is on and the TPA0142 is in the BTL mode. When SE/BTL is held high, the OUT− amplifiers are in a high output impedance state, which configures the TPA0142 as an SE driver from LOUT+ and ROUT+. IDD is reduced by approximately one-half in SE mode. Control of the SE/BTL input can be from a logic-level CMOS source or, more typically, from a resistor divider network as shown in Figure 36.




Figure 36. TPA0142 Resistor Divider Network Circuit



#### APPLICATION INFORMATION

Using a readily available 1/8-in. (3,5 mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed the  $100\text{-k}\Omega/1\text{-k}\Omega$  divider pulls the SE/BTL input low. When a plug is inserted, the  $1\text{-k}\Omega$  resistor is disconnected and the SE/BTL input is pulled high. When the input goes high, the OUT– amplifier is shut down causing the speaker to mute (virtually open-circuits the speaker). The OUT+ amplifier then drives through the output capacitor ( $C_0$ ) into the headphone jack.

#### **PC-BEEP** operation

The PC-BEEP input allows a system beep to be sent directly from a computer through the amplifier to the speakers with few external components. The input is normally activated automatically, but may be selected manually by pulling PCB ENABLE high. When the PC-BEEP input is active, both of the LINEIN and HPIN inputs are deselected and both the left and right channels are driven in BTL mode with the signal from PC-BEEP. The gain from the PC-BEEP input to the speakers is fixed at 0.3 V/V and is independent of the volume setting. When the PC-BEEP input is deselected, the amplifier will return to the previous operating mode and volume setting. Furthermore, if the amplifier is in shutdown mode, activating PC-BEEP will take the device out of shutdown and output the PC-BEEP signal, then return the amplifier to shutdown mode.

When PCB ENABLE is held low, the amplifier will automatically switch to PC-BEEP mode after detecting a valid signal at the PC-BEEP input. The preferred input signal is a square wave or pulse train with an amplitude of 1  $V_{pp}$  or greater. To be a accurately detected, the signal must have a minimum of 1- $V_{pp}$  amplitude, rise and fall times of less than 0.1  $\mu$ s and a minimum of eight rising edges. When the signal is no longer detected, the amplifier will return to its previous operating mode and volume setting.

When PCB ENABLE is held high, PC-BEEP is selected and the LINEIN and HPIN inputs are deactivated regardless of the input signal. PCB ENABLE has an internal 100-k $\Omega$  pulldown resistor and will trip at approximately  $V_{DD}/2$ .

If it is desired to ac couple the PC-BEEP input, the value of the coupling capacitor should be chosen to satisfy equation 14.

$$C_{PCB} \ge \frac{1}{2\pi f_{PCB} (100 k\Omega)}$$
 (14)

The PC-BEEP input can also be dc coupled to avoid using this coupling capacitor. The pin normally sits at midrail when no signal is present.



#### **APPLICATION INFORMATION**

#### input MUX operation




Figure 37. TPA0142 Example Input MUX Circuit

Another advantage of using the MUX feature is setting the gain of the headphone channel to -1. This provides the optimum distortion performance into the headphones where clear sound is more important. Refer to the SE/BTL operation section for a description of the headphone jack control circuit.

#### shutdown modes

The TPA0142 employs a shutdown mode of operation designed to reduce supply current ( $I_{DD}$ ) to the absolute minimum level during periods of nonuse for battery-power conservation. The <u>SHUTDOWN</u> input terminal should be held high during normal operation when the amplifier is in use. Pulling <u>SHUTDOWN</u> low causes the outputs to mute and the amplifier to enter a low-current state,  $I_{DD} = 150 \,\mu\text{A}$ . <u>SHUTDOWN</u> should never be left unconnected because amplifier operation would be unpredictable.

**Table 6. Shutdown and Mute Mode Functions** 

INPUTS†		AMPLIFIER STATE	
SE/BTL	SHUTDOWN	INPUT	OUTPUT
Low	High	Line	BTL
Х	Low	Х	Mute
High	High	HP	SE

† Inputs should never be left unconnected.

X = do not care




#### **MECHANICAL DATA**

# PWP (R-PDSO-G\*\*)

# 20 PINS SHOWN

#### PowerPAD™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusions.

D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265