8 D IN1-

7 U V₀1

6 D V_{DD}

5 U V_O2

DGN PACKAGE (TOP VIEW)

BYPASS□

SHUTDOWN **□**

GND□

IN2-□





150-mW STEREO AUDIO POWER AMPLIFIER

FEATURES


- 150 mW Stereo Output
- **PC Power Supply Compatible**
 - Fully Specified for 3.3 V and 5 V Operation
 - Operation to 2.5 V
- **Pop Reduction Circuitry**
- **Internal Mid-Rail Generation**
- Thermal and Short-Circuit Protection
- **Surface-Mount Packaging**
 - PowerPAD™ MSOP
- Pin Compatible With LM4881

DESCRIPTION

The TPA102 is a stereo audio power amplifier packaged in an 8-pin PowerPAD™ MSOP package capable of delivering 150 mW of continuous RMS power per channel into $8-\Omega$ loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 1 to 10.

THD+N when driving an 8-Ω load from 5 V is 0.1% at 1 kHz, and less than 2% across the audio band of 20 Hz to 20 kHz. For 32-Ω loads, the THD+N is reduced to less than 0.06% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-kΩ loads, the THD+N performance is 0.01% at 1 kHz, and less than 0.02% across the audio band of 20 Hz to 20 kHz.

TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

T _A	PACKAGED DEVICE MSOP ⁽¹⁾	MSOP Symbolization
-40°C to 85°C	TPA102DGN	TI AAC

(1) The DGN package is available inleft-ended tape and reel only (e.g., TPA102DGNR).

Terminal Functions

TERMINA	TERMINAL		TERMINAL		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION		
BYPASS	1	I	Tap to voltage divider for internal mid-supply bias supply. Connect to a 0.1 μ F to 1 μ F low ESR capacitor for best performance.		
GND	2	ı	GND is the ground connection.		
IN1-	8	ı	IN1- is the inverting input for channel 1.		
IN2-	4	ı	IN2- is the inverting input for channel 2.		
SHUTDOWN	3	ı	Puts the device in a low quiescent current mode when held high.		
V_{DD}	6	ı	V _{DD} is the supply voltage terminal.		
V _O 1	7	0	V _O 1 is the audio output for channel 1.		
V _O 2	5	0	V _O 2 is the audio output for channel 2.		
Thermal Pad					

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
V_{DD}	Supply voltage	6 V
V_{I}	Input voltage	-0.3 V to V _{DD} + 0.3 V
	Continuous total power dissipation	Internally limited
T_J	Operating junction temperature range	-40°C to 150°C
T _{stg}	Storage temperature range	−65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond thoselisted under "absolute maximum ratings" may cause permanent damage to thedevice. These are stress ratings only, and functional operation of the deviceat these or any other conditions beyond those indicated under "recommendedoperating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect devicereliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DGN	2.14 W ⁽¹⁾	17.1 mW/°C	1.37 W	1.11 W

(1) See the Texas Instrumentsdocument, PowerPAD Thermally EnhancedPackage Application Report (SLMA002), for more information on thePowerPAD package. The thermal data was measured on a PCB layout based on theinformation in the section entitled TexasInstruments Recommended Board for PowerPAD on page 33 of the beforementioned document.



RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{DD}	Supply voltage	2.5	5.5	V
T _A	Operating free-air temperature	-40	85	°C
V_{IH}	High-level input voltage (SHUTDOWN)	$0.80 \times V_{DD}$		V
V_{IL}	Low-level input voltage (SHUTDOWN)		$0.25 \times V_{DD}$	V

DC ELECTRICAL CHARACTERISTICS

at $T_A = 25$ °C, $V_{DD} = 2.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{oo}	Output offset voltage (measured between output and BYPASS terminal)	$A_v = 2 \text{ V/V}$			10	mV
PSRR	Power supply rejection ratio	V _{DD} = 3.2 V to 3.4 V		83		dB
I _{DD}	Supply current	SHUTDOWN = 0 V		1.5	3	mA
I _{DD(SD)}	Supply current in SHUTDOWN mode	SHUTDOWN = V _{DD}		10	50	μΑ
Z _I	Input impedance			>1		$M\Omega$

AC OPERATING CHARACTERISTICS

 $V_{DD} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 8\Omega$

טט	· A			
	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
Po	Output power (each channel)	THD≤ 0.1%	70 ⁽¹⁾	mW
THD+N	Total harmonic distortion + noise	P _O = 70 mW, 20–20 kHz	2%	
B _{OM}	Maximum output power BW	G = 10, THD <5%	>20	kHz
	Phase margin	Open loop	58°	
	Supply ripple rejection ratio	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P _O = 100 mW	100	dB
V _n	Noise output voltage		9.5	μV(rms

⁽¹⁾ Measured at 1kHz

DC ELECTRICAL CHARACTERISTICS

at $T_A = 25$ °C, $V_{DD} = 5.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OO}	Output offset voltage	$A_V = 2 \text{ V/V}$			10	mV
PSRR	Power supply rejection ratio	V _{DD} = 4.9 V to 5.1 V		76		dB
I _{DD}	Supply current	SHUTDOWN = 0 V		1.5	3	mA
I _{DD(SD)}	Supply current in SHUTDOWN mode	SHUTDOWN = V _{DD}		60	100	μΑ
I _{IH}	High-level input current (SHUTDOWN)	$V_{DD} = 5.5 \text{ V}, V_{I} = V_{DD}$			1	μΑ
$ I_{IL} $	Low-level input current (SHUTDOWN)	V _{DD} = 5.5 V, V _I = 0 V			1	μΑ
Z _I	Input impedance			>1		MΩ



AC OPERATING CHARACTERISTICS

 $V_{DD}=5~V,~T_{A}=25^{\circ}C,~R_{L}=8\Omega$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Po	Output power (each channel)	THD≤ 0.1%		70 ⁽¹⁾		mW
THD+N	Total harmonic distortion + noise	P _O = 150 mW, 20–20 kHz		2%		
B _{OM}	Maximum output power BW	G = 10, THD <5%		>20		kHz
	Phase margin	Open loop		56°		
	Supply ripple rejection ratio	f = 1 kHz		68		dB
	Channel/Channel output separation	f = 1 kHz		86		dB
SNR	Signal-to-noise ratio	P _O = 150 mW		100		dB
V _n	Noise output voltage			9.5		μV(rms)

⁽¹⁾ Measured at 1kHz

AC OPERATING CHARACTERISTICS

 $V_{DD} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 32\Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP N	IAX UNIT
Po	Output power (each channel)	THD ≤ 0.1%	40 ⁽¹⁾	mW
THD+N	Total harmonic distortion + noise	P _O = 30 mW, 20–20 kHz	0.5%	
B _{OM}	Maximum output power BW	A _V = 10, THD <2%	>20	kHz
	Phase margin	Open loop	58°	
	Supply ripple rejection ratio	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	97	dB
SNR	Signal-to-noise ratio	P _O = 100 mW	100	dB
V _n	Noise output voltage		9.5	μV(rms)

⁽¹⁾ Measured at 1kHz

AC OPERATING CHARACTERISTICS

 V_{DD} = 5 V, T_A = 25°C, R_L = 32 Ω

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Po	Output power (each channel)	THD≤ 0.1%	40 ⁽¹⁾	mW
THD+N	Total harmonic distortion + noise	$P_O = 60 \text{ mW}, 20-20 \text{ kHz}$	0.4%	
B _{OM}	Maximum output power BW	A _V = 10, THD <2%	>20	kHz
	Phase margin	Open loop	56°	
	Supply ripple rejection ratio	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	97	dB
SNR	Signal-to-noise ratio	P _O = 150 mW	100	dB
V _n	Noise output voltage		9.5	μV(rms)

⁽¹⁾ Measured at 1kHz



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE		
THD+N	Total harmonic distortion plus noise	vs Frequency	1, 2, 4, 5, 7, 8, 10, 11, 13, 14, 16, 17, 34, 36		
		vs Power output	3, 6, 9, 12, 15, 18		
	Power supply rejection ratio	vs Frequency	19, 20		
V _n	Output noise voltage	vs Frequency	21, 22		
	Crosstalk	vs Frequency	23-26, 37, 38		
	Mute attenuation	vs Frequency	27, 28		
	Open-loop gain	vo Fraguesov	20, 20		
	Phase margin	vs Frequency	29, 30		
	Output power	vs Load resistance	31, 32		
I _{DD}	Supply current	vs Supply voltage	33		
SNR	Signal-to-noise ratio	vs Voltage gain	35		
	Closed-loop gain	vo Fraguesov	20.44		
	Phase	vs Frequency	39-44		
	Power dissipation	vs Output power	45, 46		

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 1.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





Figure 2.








Figure 3.

TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY






Figure 4.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER



THD+N -Total Harmonic Distortion + Noise - %

Figure 6.









Figure 7. **TOTAL HARMONIC DISTORTION + NOISE**



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 8.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





Figure 10.








Figure 11.

OUTPUT POWER

TOTAL HARMONIC DISTORTION + NOISE




Figure 12.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 13.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY






Figure 14.



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER



TOTAL HARMONIC DISTORTION + NOISE



TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY





Figure 16.


TOTAL HARMONIC DISTORTION + NOISE vs POWER OUTPUT





THD+N -Total Harmonic Distortion + Noise - %


Figure 18.

























MUTE ATTENUATION






Figure 29.

Figure 30.







Figure 31.



OUTPUT POWER vs LOAD RESISTANCE




Figure 32.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY






Figure 34.



10k 20k






100

0.001

20

TOTAL HARMONIC DISTORTION + NOISE





CROSSTALK vs FREQUENCY

Figure 36.

1k

f - Frequency - Hz




Figure 37.

f - Frequency - Hz

1k

10k 20k

100

Figure 38.

20

 $A_V = -1 V/V$

10k

100k

1M

Gain

f - Frequency - Hz

Figure 42.

1k




40

20

0

_20 [[] 10

100



20

10

0

10

100

 $A_V = -1 \text{ V/V}$

Gain

f - Frequency - Hz

Figure 41.


1k

10k

100k

1M











Figure 44.


POWER DISSIPATION/AMPLIFIER



Figure 43.

f - Frequency - Hz





16 $\dot{\Omega}$ 60 40 32Ω **64** Ω 20 0 20 40 60 80 100 120 140 160 180 200 Load Power - mW

Figure 46.



APPLICATION INFORMATION

GAIN SETTING RESISTORS, R, and R;

The gain for the TPA102 is set by resistors R_f and R_i according to Equation 1.

$$Gain = -\left(\frac{R_f}{R_i}\right)$$
 (1)

Given that the TPA102 is a MOS amplifier, the input impedance is very high. Consequently input leakage currents are not generally a concern. However, noise in the circuit increases as the value of $R_{\rm f}$ increases. In addition, a certain range of $R_{\rm f}$ values is required for proper start-up operation of the amplifier. Considering these factors, it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k Ω and 20 k Ω . The effective impedance is calculated using Equation 2.

Effective Impedance =
$$\frac{R_f R_i}{R_f + R_i}$$
 (2)

For example, if the input resistance is 20 $k\Omega$ and the feedback resistor is 20 $k\Omega,$ the gain of the amplifier is -1, and the effective impedance at the inverting terminal is 10 $k\Omega,$ a value within the recommended range.

For high performance applications, metal-film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of $R_{\rm f}$ above 50 $k\Omega,$ the amplifier tends to become unstable due to a pole formed from $R_{\rm f}$ and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with $R_{\rm f}.$ This, in effect, creates a low-pass filter network with the cutoff frequency defined by Equation 3.

$$f_{c(lowpass)} = \frac{1}{2\pi R_f C_F}$$
 (3)

For example, if $R_{\rm f}$ is 100 $k\Omega$ and $C_{\rm F}$ is 5 pF then $f_{c(lowpass)}$ is 318 kHz, which is well outside the audio range.

INPUT CAPACITOR, C;

In the typical application, an input capacitor, C_i , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_i and R_i form a high-pass filter with the corner frequency determined in Equation 4.

$$f_{c(highpass)} = \frac{1}{2\pi R_i C_i}$$
 (4)

The value of C_i directly affects the bass (low frequency) performance of the circuit. Consider the example where R_i is 20 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as Equation 5.

$$C_{i} = \frac{1}{2\pi R_{i} f_{c(highpass)}}$$
 (5)

In this example, C_i is 0.40 μF , so one would likely choose a value in the range of 0.47 μF to 1 μF . A further consideration for this capacitor is the leakage path from the input source through the input network formed by R_i , C_i , and the feedback resistor (R_f) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications (gain >10). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, connect the positive side of the capacitor to the amplifier input in most applications. The dc level there is held at $V_{DD}/2$ —likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

POWER SUPPLY DECOUPLING, C(S)

The TPA102 is a high-performance CMOS audio amplifier that requires adequate power-supply decoupling to minimize the output total harmonic distortion (THD). Power-supply decoupling also prevents oscillations when long lead lengths are used between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 µF, placed as close as possible to the device V_{DD} lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 µF or greater placed near the power amplifier is recommended.



MIDRAIL BYPASS CAPACITOR, C(B)

The midrail bypass capacitor, $C_{(B)}$, serves several important functions. During start up, $C_{(B)}$ determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so low it can not be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 230-k Ω source inside the amplifier. To keep the start-up pop as low as possible, maintain the relationship shown in Equation 6.

$$\frac{1}{\left(C_{(B)} \times 230 \text{ k}\Omega\right)} \leq \frac{1}{\left(C_{i}R_{i}\right)}$$
(6)

Consider an example circuit where $C_{(B)}$ is 1 μF , C_i is 1 μF , and R_i is 20 $k\Omega$. Substituting these values into the equation 9 results in: $6.25 \le 50$ which satisfies the rule. Bypass capacitor, $C_{(B)}$, values of 0.1 μF to 1 μF ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

OUTPUT COUPLING CAPACITOR, C(C)

In a typical single-supply, single-ended (SE) configuration, an output coupling capacitor ($C_{(C)}$) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 7.

$$f_{C} = \frac{1}{2\pi R_{L} C_{(C)}} \tag{7}$$

The main disadvantage, from a performance stand-point, is that the typically-small load impedance drives the low-frequency corner higher. Large values of $C_{(C)}$ are required to pass low frequencies into the load. Consider the example where a $C_{(C)}$ of 68 μF is chosen and loads vary from 32 Ω to 47 $k\Omega.$ Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Impedances vs Low-Frequency Output Characteristics in SE Mode

R _L	C _(C)	LOWEST FREQUENCY	
32 Ω	68 µF	73 Hz	
10,000 Ω	68 µF	0.23 Hz	
47,000 Ω	68 μF	0.05 Hz	

As Table 1 indicates, headphone response is adequate, and drive into line level inputs (a home stereo for example) is very good.

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:

$$\frac{1}{\left(C_{(B)} \times 230 \text{ k}\Omega\right)} \le \frac{1}{\left(C_{i}R_{i}\right)} \le \frac{1}{R_{L}C_{(C)}}$$
(8)

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

5-V VERSUS 3.3-V OPERATION

The TPA102 was designed for operation over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, since these are considered to be the two most common supply voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in theTPA102 can produce a maximum voltage swing of V_{DD}— 1 V. This means, for 3.3-V operation, clipping starts to occur when V_{O(PP)} = 2.3 V as opposed when V_{O(PP)} = 4 V while operating at 5 V. The reduced voltage swing subsequently reduces maximum output power into the load before distortion becomes significant.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Data Converters DSP Interface Logic Power Mgmt	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated