




150-mW STEREO AUDIO POWER AMPLIFIER

FEATURES

- 150-mW Stereo Output
- PC Power Supply Compatible
 - Fully Specified for 3.3-V and 5-V Operation
 - Operation to 2.5 V
- Pop Reduction Circuitry
- Internal Midrail Generation
- Thermal and Short-Circuit Protection
- Surface-Mount Packaging
 - PowerPAD™ MSOP
 - SOIC
- Pin Compatible With LM4880 and LM4881 (SOIC)




DESCRIPTION

The TPA122 is a stereo audio power amplifier packaged in either an 8-pin SOIC, or an 8-pin PowerPADTM MSOP package capable of delivering 150 mW of continuous RMS power per channel into 8- Ω loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 1 to 10.

THD+N when driving an 8- Ω load from 5 V is 0.1% at 1 kHz, and less than 2% across the audio band of 20 Hz to 20 kHz. For 32- Ω loads, the THD+N is reduced to less than 0.06% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-k Ω loads, the THD+N performance is 0.01% at 1 kHz, and less than 0.02% across the audio band of 20 Hz to 20 kHz.

TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

| | PACKAGED DEVIC | MSOP | |
|----------------|---|-----------|---------------|
| T _A | T _A SMALL OUTLINE ⁽¹⁾ (D) | | SYMBOLIZATION |
| -40°C to 85°C | TPA122D | TPA122DGN | TI AAE |

(1) The D and DGN packages are available in left-ended tape and reel only (e.g., TPA122DR, TPA122DGNR).

Terminal Functions

| TERMINA | AL | 1/0 | DESCRIPTION | |
|------------------|-----|-----|---|--|
| NAME | NO. | " | DESCRIPTION | |
| BYPASS | 3 | ı | Tap to voltage divider for internal mid-supply bias supply. Connect to a 0.1 μ F to 1 μ F low ESR capacitor for best performance. | |
| GND | 4 | ı | GND is the ground connection. | |
| IN1- | 2 | 1 | IN1- is the inverting input for channel 1. | |
| IN2- | 6 | ı | IN2- is the inverting input for channel 2. | |
| SHUTDOWN | 5 | - 1 | Puts the device in a low quiescent current mode when held high | |
| V_{DD} | 8 | 1 | V _{DD} is the supply voltage terminal. | |
| V _O 1 | 1 | 0 | V _O 1 is the audio output for channel 1. | |
| V _O 2 | 7 | 0 | V _O 2 is the audio output for channel 2. | |

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

| | | UNIT |
|------------------|--|-----------------------------------|
| V_{DD} | Supply voltage | 6 V |
| VI | Input voltage | –0.3 V to V _{DD} + 0.3 V |
| | Continuous total power dissipation | Internally limited |
| TJ | Operating junction temperature range | -40°C to 150°C |
| T _{stg} | Storage temperature range | −65°C to 150°C |
| | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------|------------------------------------|--|---------------------------------------|---------------------------------------|
| D | 725 mW | 5.8 mW/°C | 464 mW | 377 mW |
| DGN | 2.14 W ⁽¹⁾ | 17.1 mW/°C | 1.37 W | 1.11 W |

(1) See the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD of that document.



RECOMMENDED OPERATING CONDITIONS

| | | MIN | MAX | UNIT |
|-----------------|--------------------------------------|----------------------|----------------------|------|
| V_{DD} | Supply voltage | 2.5 | 5.5 | V |
| T _A | Operating free-air temperature | -40 | 85 | °C |
| V _{IH} | High-level input voltage, (SHUTDOWN) | $0.80 \times V_{DD}$ | | V |
| V _{IL} | Low-level input voltage, (SHUTDOWN) | | $0.40 \times V_{DD}$ | V |

DC ELECTRICAL CHARACTERISTICS

at $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---------------------------------|---|-----|-----|-----|------|
| V _{oo} | Output offset voltage | | | | 10 | mV |
| PSRR | Power supply rejection ratio | V _{DD} = 3.2 V to 3.4 V | | 83 | | dB |
| I _{DD} | Supply current | V _{DD} = 2.5, SHUTDOWN = 0 V | | 1.5 | 3 | mA |
| I _{DD(SD)} | Supply current in SHUTDOWN mode | V _{DD} = 2.5, SHUTDOWN = V _{DD} | | 10 | 50 | μA |
| Z _I | Input impedance | | | > 1 | | ΜΩ |

AC OPERATING CHARACTERISTICS

 V_{DD} = 3.3 V, T_A = 25°C, R_L = 8 Ω

| | PARAMETER | TEST CONDITIONS | MIN TYP N | MAX UNIT |
|-----------------|-----------------------------------|--------------------------------------|-------------------|----------|
| Po | Output power (each channel) | THD≤ 0.1% | 70 ⁽¹⁾ | mW |
| THD+N | Total harmonic distortion + noise | P _O = 70 mW, 20 Hz–20 kHz | 2% | |
| B _{OM} | Maximum output power BW | G = 10, THD < 5% | > 20 | kHz |
| | Phase margin | Open loop | 58° | |
| | Supply ripple rejection | f = 1 kHz | 68 | dB |
| | Channel/channel output separation | f = 1 kHz | 86 | dB |
| SNR | Signal-to-noise ratio | P _O = 100 mW | 100 | dB |
| V _n | Noise output voltage | | 9.5 | μV(rms) |

⁽¹⁾ Measured at 1 kHz

DC ELECTRICAL CHARACTERISTICS

at $T_A = 25$ °C, $V_{DD} = 5.5$ V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------------|---|-----|-----|-----|-----------|
| Voo | Output offset voltage | | | | 10 | mV |
| PSRR | Power supply rejection ratio | V _{DD} = 4.9 V to 5.1 V | | 76 | | dB |
| I _{DD} | Supply current | SHUTDOWN = 0 V | | 1.5 | 3 | mA |
| I _{DD(SD)} | Supply current in SHUTDOWN mode | SHUTDOWN = V _{DD} | | 60 | 100 | μΑ |
| I _{IH} | High-level input current (SHUTDOWN) | $V_{DD} = 5.5 \text{ V}, V_{I} = V_{DD}$ | | | 1 | μΑ |
| $ I_{IL} $ | Low-level input current (SHUTDOWN) | $V_{DD} = 5.5 \text{ V}, V_{I} = 0 \text{ V}$ | | | 1 | μΑ |
| Z _I | Input impedance | | | > 1 | | $M\Omega$ |



AC OPERATING CHARACTERISTICS

 $V_{DD} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 8 \Omega$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-----------------------------------|--|-----|-------|-----|---------|
| Po | Output power (each channel) | THD≤ 0.1% | | 70(1) | | mW |
| THD+N | Total harmonic distortion + noise | $P_{O} = 150 \text{ mW}, 20 \text{ Hz}-20 \text{ kHz}$ | | 2% | | |
| B _{OM} | Maximum output power BW | G = 10, THD < 5% | | > 20 | | kHz |
| | Phase margin | Open loop | | 56° | | |
| | Supply ripple rejection ratio | f = 1 kHz | | 68 | | dB |
| | Channel/channel output separation | f = 1 kHz | | 86 | | dB |
| SNR | Signal-to-noise ratio | P _O = 150 mW | | 100 | | dB |
| V _n | Noise output voltage | | | 9.5 | | μV(rms) |

⁽¹⁾ Measured at 1 kHz

AC OPERATING CHARACTERISTICS

 $V_{DD} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 32 \Omega$

| | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|-----------------|-----------------------------------|--------------------------------------|---------|-----|---------|
| Po | Output power (each channel) | THD≤ 0.1% | 40(1) | | mW |
| THD+N | Total harmonic distortion + noise | P _O = 30 mW, 20 Hz–20 kHz | 0.5% | | |
| B _{OM} | Maximum output power BW | G = 10, THD < 2% | > 20 | | kHz |
| | Phase margin | Open loop | 58° | | |
| | Supply ripple rejection | f = 1 kHz | 68 | | dB |
| | Channel/channel output separation | f = 1 kHz | 86 | | dB |
| SNR | Signal-to-noise ratio | P _O = 100 mW | 100 | | dB |
| V _n | Noise output voltage | | 9.5 | | μV(rms) |

⁽¹⁾ Measured at 1 kHz

AC OPERATING CHARACTERISTICS

 $\mathrm{V_{DD}} = 5~\mathrm{V},~\mathrm{T_A} = 25^{\circ}\mathrm{C},~\mathrm{R_L} = 32~\Omega$

| | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|-----------------|-----------------------------------|--------------------------------------|-------------------|-----|---------|
| Po | Output power (each channel) | THD≤ 0.1% | 40 ⁽¹⁾ | | mW |
| THD+N | Total harmonic distortion + noise | P _O = 60 mW, 20 Hz–20 kHz | 0.4% | | |
| B _{OM} | Maximum output power BW | G = 10, THD < 2% | > 20 | | kHz |
| | Phase margin | Open loop | 56° | | |
| | Supply ripple rejection | f = 1 kHz | 68 | | dB |
| | Channel/channel output separation | f = 1 kHz | 86 | | dB |
| SNR | Signal-to-noise ratio | P _O = 150 mW | 100 | | dB |
| V _n | Noise output voltage | | 9.5 | | μV(rms) |

⁽¹⁾ Measured at 1 kHz




TYPICAL CHARACTERISTICS

Table of Graphs

| | | | FIGURE |
|-----------------|--------------------------------------|--------------------|---|
| THD+N | Total harmonic distortion plus noise | vs Frequency | 1, 2, 4, 5, 7, 8, 10, 11, 13, 14, 16, 17, 34, 36 |
| | • | vs Output power | 3, 6, 9, 12, 15, 18 |
| | Supply ripple rejection | vs Frequency | 19, 20 |
| V _n | Output noise voltage | vs Frequency | 21, 22 |
| | Crosstalk | vs Frequency | 23-26, 37, 38 |
| | Mute attenuation | vs Frequency | 27, 28 |
| | Open-loop gain and phase margin | vs Frequency | 29, 30 |
| | Output power | vs Load resistance | 31, 32 |
| | Phase | vs Frequency | 39-44 |
| I _{DD} | Supply current | vs Supply voltage | 33 |
| SNR | Signal-to-noise ratio | vs Voltage gain | 35 |
| | Closed-loop gain | vs Frequency | 39-44 |
| | Power dissipation/amplifier | vs Output power | 45, 46 |

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





Figure 2.



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





Figure 4.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 6.



THD+N -Total Harmonic Distortion + Noise - %

0.01

0.001



20 100 1k 10k 20k f - Frequency - Hz Figure 7.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 9.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 8.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 10.



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 11.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 12.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 13.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





Figure 14.








Figure 15.

TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY




Figure 16.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 17.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 18.









Figure 19.




SUPPLY RIPPLE REJECTION RATIO



















Figure 27. Figure 28.


OPEN-LOOP GAIN AND PHASE MARGIN vs





OPEN-LOOP GAIN AND PHASE MARGIN






OUTPUT POWER vs LOAD RESISTANCE 300 THD+N = 1 % $V_{DD} = 5 V$ 250 $A_V = -1 \text{ V/V}$ Po - Output Power - mW 200 150 100 50 16 40 32 $\mbox{R}_{\mbox{\scriptsize L}}$ – Load Resistance – Ω

56

Figure 32.

64











Figure 34.


TOTAL HARMONIC DISTORTION + NOISE















CLOSED-LOOP GAIN AND PHASE




CLOSED-LOOP GAIN AND PHASE










CLOSED-LOOP GAIN AND PHASE





CLOSED-LOOP GAIN AND PHASE vs **FREQUENCY 200**° 180° Phase 160° 140° 120° $V_{DD} = 5 V$ $R_I = 20 \text{ k}\Omega$ 100° $R_F = 20 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$ 80° Closed-Loop Gain - dB $C_I = 1 \mu F$ 30 $A_V = -1 \text{ V/V}$ 20 10 Gain

POWER DISSIPATION/AMPLIFIER vs OUTPUT POWER 80 $V_{DD} = 3.3 V$ 8 Ω 70 60 Amplifier Power - mW 50 40 16 Ω 30 $32^{\prime}\Omega$ 20 **64** Ω 10 20 40 80 100 120 140 160 180 0 60 200 Load Power - mW Figure 45.

0 -10 10

100


1k

10k

f - Frequency - Hz Figure 44.

100k

1M





APPLICATION INFORMATION

GAIN SETTING RESISTORS, R_F and R_I

The gain for the TPA122 is set by resistors R_F and R_I according to Equation 1.

$$Gain = -\left(\frac{R_F}{R_I}\right) \tag{1}$$

Given that the TPA122 is an MOS amplifier, the input impedance is high. Consequently, input leakage currents are not generally a concern, although noise in the circuit increases as the value of R_F increases. In addition, a certain range of R_F values is required for proper start-up operation of the amplifier. Taken together, it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k Ω and 20 k Ω . The effective impedance is calculated in Equation 2.

Effective Impedance =
$$\frac{R_F R_I}{R_F + R_I}$$
 (2)

As an example, consider an input resistance of 20 k Ω and a feedback resistor of 20 k Ω . The gain of the amplifier would be -1 and the effective impedance at the inverting terminal would be 10 k Ω , which is within the recommended range.

For high-performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of R_F above 50 $k\Omega$, the amplifier tends to become unstable due to a pole formed from R_F and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with R_F . In effect, this creates a low-pass filter network with the cutoff frequency defined in Equation 3.

$$f_{c(lowpass)} = \frac{1}{2\pi R_F C_F}$$
 (3)

For example, if R_F is 100 k Ω and C_F is 5 pF, then $f_{c(lowpass)}$ is 318 kHz, which is well outside the audio range.

INPUT CAPACITOR C

In the typical application, an input capacitor, C_I , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_I and R_I form a high-pass filter with the corner frequency determined in Equation 4.

$$f_{c(highpass)} = \frac{1}{2\pi R_{I}C_{I}}$$
 (4)

The value of C_l is important to consider, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where R_l is 20 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as Equation 5.

$$C_{I} = \frac{1}{2\pi R_{I} f_{c(highpass)}}$$
 (5)

In this example, C_l is 0.4 μF , so one would likely choose a value in the range of 0.47 μF to 1 μF . A further consideration for this capacitor is the leakage path from the input source through the input network (R_l, C_l) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications (> 10). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.



APPLICATION INFORMATION (continued)

POWER SUPPLY DECOUPLING, C_S

The TPA122 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F, placed as close as possible to the device V_{DD} lead, works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the power amplifier is recommended.

MIDRAIL BYPASS CAPACITOR, CR

The midrail bypass capacitor, C_B , serves several important functions. During start-up, C_B determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so low it can not be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 160-k Ω source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in Equation 6 should be maintained.

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}} \times 160 \,\mathsf{k}\Omega\right)} \le \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \tag{6}$$

As an example, consider a circuit where C_B is 1 μF , C_I is 1 μF , and R_I is 20 $k\Omega$. Inserting these values into Equation 6 results in: $6.25 \le 50$ which satisfies the rule. Bypass capacitor, C_B , values of 0.1- μF to 1- μF ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

OUTPUT COUPLING CAPACITOR, Cc

In the typical single-supply, single-ended (SE) configuration, an output coupling capacitor ($C_{\rm C}$) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 7.

$$f_{C} = \frac{1}{2\pi R_{L} C_{C}} \tag{7}$$

The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher. Large values of C_C are required to pass low frequencies into the load. Consider the example where a C_C of 68 μF is chosen and loads vary from 32 Ω to 47 $k\Omega$. Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

| R_L | C _C | LOWEST FREQUENCY | |
|----------|----------------|------------------|--|
| 32 Ω | 68 µF | 73 Hz | |
| 10,000 Ω | 68 µF | 0.23 Hz | |
| 47,000 Ω | 68 µF | 0.05 Hz | |

As Table 1 indicates, headphone response is adequate and drive into line level inputs (a home stereo for example) is good.

The output coupling capacitor required in single-supply, SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:



$$\frac{1}{\left(C_{\mathsf{B}} \times 160 \,\mathrm{k}\Omega\right)} \le \frac{1}{\left(C_{\mathsf{I}} \mathsf{R}_{\mathsf{I}}\right)} \ll \frac{1}{\mathsf{R}_{\mathsf{L}} C_{\mathsf{C}}} \tag{8}$$

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

5-V VERSUS 3.3-V OPERATION


The TPA122 was designed for operation over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation because these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in the TPA122 can produce a maximum voltage swing of $V_{DD}-1$ V. This means, for 3.3-V operation, clipping starts to occur when $V_{O(PP)}=2.3$ V, as opposed to $V_{O(PP)}=4$ V for 5-V operation. The reduced voltage swing subsequently reduces maximum output power into the load before distortion begins to become significant.



THERMAL INFORMATION

The DGN PowerPAD™ package incorporates an exposed thermal die pad that is designed to be attached directly to an external heat sink. When the thermal die pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal die pad can be attached directly to a ground plane or special heat sink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com. See Figure 1 for DGN package exposed thermal die pad dimensions.




NOTE: All linear dimensions are in millimeters.

Figure 1. DGN Package Exposed Thermal Die Pad Dimensions

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--|--|--|---|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |
| Data Converters DSP Interface Logic Power Mgmt | dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com | Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging | www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated