

### **UltraLow Supply-Current/Supply-Voltage Supervisory Circuits**

### **FEATURES**

- Precision Supply Voltage Supervision Range:
   0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V, and 3.3 V
- High Trip-Point Accuracy: 0.75%
- Supply Current of 1.2 μA (typical)
- RESET Defined With Input Voltages as Low as 0.4 V
- Power-On Reset Generator With a Delay Time of 130 ms
- Push/Pull or Open-Drain RESET Outputs
- SOT23-6 Package
- Package Temperature Range: -40°C to +85°C

### **APPLICATIONS**

- Applications Using Low-Power DSPs, Microcontrollers, or Microprocessors
- Portable- and Battery-Powered Equipment
- · Intelligent Instruments
- Wireless Communication Systems
- Industrial Equipment
- Notebook/Desktop Computers

### DESCRIPTION


The TPS310x and TPS311x families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.


During power-on,  $\overline{RESET}$  is asserted when the supply voltage  $(V_{DD})$  becomes higher than 0.4 V. Thereafter, the supervisory circuit monitors  $V_{DD}$  and keeps the  $\overline{RESET}$  output active as long as  $V_{DD}$  remains below the threshold voltage  $(V_{IT})$ . An internal timer delays the return of the output to the inactive state to ensure proper system reset. The delay time starts after  $V_{DD}$  has risen above  $V_{IT}$ . When  $V_{DD}$  drops below  $V_{IT}$ , the output becomes active again.

All the devices of this family have a fixed-sense threshold voltage  $(V_{\rm IT})$  set by an internal voltage divider.

The TPS3103 and TPS3106 have an active-low, open-drain RESET output. The TPS3110 has an active-low push/pull RESET.

The product spectrum is designed for supply voltages of 0.9 V up to 3.3 V. The circuits are available in SOT23-6 packages. The TPS31xx family is characterized for operation over a temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.





**Typical Application Circuit** 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION(1)

PRODUCT	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE, V <sub>IT</sub> <sup>(2)</sup>
TPS3103E12DBVR	1.2 V	1.142 V
TPS3103E15DBVR	1.5 V	1.434 V
TPS3103H20DBVR	2.0 V	1.84 V
TPS3103K33DBVR	3.3 V	2.941 V
TPS3106E09DBVR	0.9 V	0.86 V
TPS3106E16DBVR	1.6 V	1.521 V
TPS3106K33DBVR	3.3 V	2.941 V
TPS3110E09DBVR	0.9 V	0.86 V
TPS3110E12DBVR	1.2 V	1.142 V
TPS3110E15DBVR	1.5 V	1.434 V
TPS3110K33DBVR	3.3 V	2.941 V

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### **AVAILABLE OPTIONS**

DEVICE	RESET OUTPUT	RSTSENSE, RSTVDD OUTPUT	SENSE INPUT	WDI INPUT	PFO OUTPUT
TPS3103	Open-drain				Open-drain
TPS3106		Open-drain	✓		
TPS3110	Push-pull		✓	✓	

### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

	VALUE	UNIT
Supply voltage, V <sub>DD</sub> <sup>(2)</sup>	-0.3 to +3.6	V
MR Pin, V <sub>MR</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
All other pins (2)	-0.3 to +3.6	V
Maximum low output current, I <sub>OL</sub>	5	mA
Maximum high output current, I <sub>OH</sub>	-5	mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±10	mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ ) <sup>(3)</sup>	±10	mA
Continuous total power dissipation	See Dissipation Rating 7	Table
Operating temperature range, T <sub>A</sub>	-40 to +85	°C
Storage temperature range, T <sub>STG</sub>	-65 to +150	°C
Soldering temperature	+260	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> Custom threshold voltages are available. Minimum order quantities apply. Contact factory for details and availability.

<sup>(2)</sup> All voltage values are with respect to GND. For reliable operation, the device must not be operated at 3.6 V for more than t = 1000h continuously.

<sup>(3)</sup> Output is clamped for push-pull outputs by the back gate diodes internal to the IC. No clamp exists for the open-drain outputs.



### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ +25°C POWER RATING	DERATING FACTOR ABOVE $T_A = +25^{\circ}C$	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
DBV	437 mW	3.5 mW/°C	280 mW	227 mW

### RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range, unless otherwise noted.

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> <sup>(1)</sup>	0.4	3.3	V
Input voltage, V <sub>I</sub>	0	$V_{DD} + 0.3$	V
High-level input voltage, V <sub>IH</sub> at MR, WDI	$0.7 \times V_{DD}$		V
Low-level input voltage, $V_{IL}$ at $\overline{MR}$ , WDI		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\Delta t/\Delta V$ at $\overline{MR}$ , WDI		100	ns/V
Operating temperature range, T <sub>A</sub>	-40	+85	°C

<sup>(1)</sup> For proper operation of SENSE, PFI, and WDI functions:  $V_{DD} \ge 0.8 \text{ V}$ .

### **ELECTRICAL CHARACTERISTICS**

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$V_{DD} = 3.3 \text{ V}, I_{OH} = -3 \text{ mA}$				
			$V_{DD} = 1.8 \text{ V}, I_{OH} = -2 \text{ mA}$	0.0			V
V <sub>OH</sub>	High-level output voltage		V <sub>DD</sub> = 1.5 V, I <sub>OH</sub> = -1 mA	$-$ 0.8 × $V_{DD}$			V
			$V_{DD} = 0.9 \text{ V}, I_{OH} = -0.4 \text{ mA}$				
			$V_{DD} = 0.5 \text{ V}, I_{OH} = -5 \mu\text{A}$	$0.7 \times V_{DD}$			V
			$V_{DD} = 3.3 \text{ V}, I_{OL} = 3 \text{ mA}$				
.,	Lauria and autout valtage		$V_{DD} = 1.5 \text{ V}, I_{OL} = 2 \text{ mA}$			0.0	V
V <sub>OL</sub>	Low-level output voltage		V <sub>DD</sub> = 1.2 V, I <sub>OL</sub> = 1 mA			0.3	V
			$V_{DD} = 0.9 \text{ V}, I_{OL} = 500 \mu\text{A}$				
V <sub>OL</sub>	Low-level output voltage	RESET only	$V_{DD} = 0.4 \text{ V}, I_{OL} = 5 \mu\text{A}$			0.1	V
		TPS31xxE09		0.854	0.860	0.866	
		TPS31xxE12	T	1.133	1.142	1.151	
.,	Negative-going input	TPS31xxE15		1.423	1.434	1.445	V
V <sub>IT</sub>	Negative-going input threshold voltage <sup>(1)</sup>	TPS31xxE16	$T_A = +25^{\circ}C$	1.512	1.523	1.534	V
		TPS31xxH20		1.829	1.843	1.857	
		TPS31xxK33		2.919	2.941	2.963	
V <sub>IT - (S)</sub>	Negative-going input threshold voltage <sup>(1)</sup>	SENSE, PFI	V <sub>DD</sub> ≥ 0.8 V, T <sub>A</sub> = +25°C	0.542	0.551	0.559	V
			0.8 V ≤ V <sub>IT</sub> < 1.5 V		20		
V <sub>HYS</sub>	Hysteresis at V <sub>DD</sub> input		1.6 V ≤ V <sub>IT</sub> < 2.4 V		30		mV
			2.5 V ≤ V <sub>IT</sub> < 3.3 V		50		
T <sub>(K)</sub>	Temperature coefficient of V <sub>IT</sub> -, PFI, SENSE		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		-0.012	-0.019	%/K
V <sub>HYS</sub>	Hysteresis at SENSE, PFI input		V <sub>DD</sub> ≥ 0.8 V		15		mV
		MR	$\overline{MR} = V_{DD}, V_{DD} = 3.3 \text{ V}$	-25		25	
I <sub>IH</sub>	High-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = $V_{DD}$ , $V_{DD} = 3.3 \text{ V}$	-25		25	nA

To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed close to the supply terminals.

### **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		MR	MR = 0 V, V <sub>DD</sub> = 3.3 V	-47	-33	-25	μΑ
I <sub>IL</sub>	Low-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = 0 V, $V_{DD} = 3.3 \text{ V}$	-25		25	nA
I <sub>OH</sub>	High-level output current at RESET <sup>(2)</sup>	Open-drain	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{OH} = 3.3 \text{ V}$			200	nA
	Supply current		$V_{DD} > V_{IT}$ (average current), $V_{DD} < 1.8 \text{ V}$		1.2	3	
I <sub>DD</sub>			$V_{DD} > V_{IT}$ (average current), $V_{DD} > 1.8 \text{ V}$		2	4.5	μΑ
			$V_{DD} < V_{IT}, V_{DD} < 1.8 V$			22	
			$V_{DD} < V_{IT}, V_{DD} > 1.8 V$			27	
	Internal pull-up resistor at MR			70	100	130	kΩ
Cı	Input capacitance at MR, S	SENSE, PFI, WDI	$V_I = 0 V to V_{DD}$		1		pF

<sup>(2)</sup> Also refers to RSTVDD and RSTSENSE.

### **SWITCHING CHARACTERISTICS**

At R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, and T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

PARAMETER		₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>D</sub>	Delay time		$V_{DD} \ge 1.1 \times V_{IT}$ , $\overline{MR} = 0.7 \times V_{DD}$ , See Timing Diagrams	65	130	195	ms
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	V <sub>DD</sub> to RESET or RSTVDD delay	$V_{IH} = 1.1 \times V_{IT}, \ V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	V <sub>DD</sub> to RESET or RSTVDD delay	$V_{IH} = 1.1 \times V_{IT}, \ V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	SENSE to RESET or RSTSENSE delay	$V_{DD} \ge 0.8 \text{ V}, V_{IH} = 1.1 \times V_{IT}, V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PLH</sub>	Propagation delay time, high-to-low level output	SENSE to RESET or RSTSENSE delay	$V_{DD} \ge 0.8 \text{ V}, V_{IH} = 1.1 \times V_{IT}, V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	PFI to PFO delay	$V_{DD} \ge 0.8 \text{ V}, V_{IH} = 1.1 \times V_{IT}, V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	PFI to PFO delay	$V_{DD} \ge 0.8 \text{ V}, V_{IH} = 1.1 \times V_{IT}, V_{IL} = 0.9 \times V_{IT}$			300	μs
t <sub>PHL</sub>	Propagation delay time, low-to-high level output	MR to RESET. RSTVDD, RSTSENSE delay	$V_{DD} \ge 1.1 \times V_{IT}$ , $V_{IL} = 0.3 \times V_{DD}$ , $V_{IH} = 0.7 \times V_{DD}$		1	5	μs
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	MR to RESET. RSTVDD, RSTSENSE delay	$V_{DD} \ge 1.1 \times V_{IT}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$		1	5	μs

### **TIMING REQUIREMENTS**

At R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, and T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{T(OUT)}$	Time-out period	at WDI	V <sub>DD</sub> ≥ 0.85 V	0.55	1.1	1.65	S
		at V <sub>DD</sub>	$V_{IH} = 1.1 \times V_{IT}, V_{IL} = 0.9 \times V_{IT-}, V_{IT-} = 0.86 \text{ V}$	20			
		at MR	$V_{DD} \ge V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$	0.1			
$t_{W}$	Pulse width	at SENSE	$V_{DD} \ge V_{IT}, V_{IH} = 1.1 \times V_{IT - (S)}, V_{IL} = 0.9 \times V_{IT - (S)}$	20			μs
		at PFI	$V_{DD} \ge 0.85 \text{ V}, V_{IH} = 1.1 \times V_{IT - (S)}, V_{IL} = 0.9 \times V_{IT - (S)}$	20			
		at WDI	$V_{DD} \ge V_{IT}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$	0.3			



### **FUNCTIONAL BLOCK DIAGRAMS**

## TPS3103 V<sub>DD</sub> V<sub>IT</sub> Reset Logic and Timer PFO GND O.551 V GND


## TPS3106 V<sub>DD</sub> V<sub>IT</sub> Reset Logic and Timer Reset Logic and Timer Reset Logic and Timer



RESET

### V<sub>DD</sub> V<sub>IT-</sub>

**TPS3110** 



**Table 1. TPS3103 FUNCTION TABLE** 

MR	V <sub>(PFI)</sub> > 0.551 V	V <sub>DD</sub> > V <sub>IT</sub>	RESET	PFO
L	0	X <sup>(1)</sup>	L	L
L	1	X	L	Н
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	Н
Н	1	1	Н	Н

(1) X = Don't care.

**Table 2. TPS3106 FUNCTION TABLE** 

MR	V <sub>(SENSE)</sub> > 0.551 V	$V_{DD} > V_{IT}$	RSTVDD	RSTSENSE
L	X <sup>(1)</sup>	X	L	L
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	Н
Н	1	1	Н	Н

<sup>(1)</sup> X = Don't care.

Table 3. TPS3110 FUNCTION TABLE(1)


MR	V <sub>(SENSE)</sub> > 0.551 V	$V_{DD} > V_{IT}$	RESET
L	X <sup>(2)</sup>	X	L
Н	0	0	L
Н	0	1	L
Н	1	0	L
Н	1	1	Н

<sup>(1)</sup> Function of watchdog-timer not shown.

<sup>(2)</sup> X = Don't care.



### **PIN DESCRIPTIONS**




### **TERMINAL FUNCTIONS**


	TERMINAL		DESCRIPTION					
NAME	DEVICE	NO.	DESCRIPTION					
GND	ALL	2	GND					
MR	ALL	3	Manual-reset input. Pull low to force a reset. $\overline{RESET}$ remains low as long as $\overline{MR}$ is low and for the timeout period after $\overline{MR}$ goes high. Leave unconnected or connect to $V_{DD}$ when unused.					
PFI	TPS3103	4	Power-fail input compares to 0.551 V with no additional delay. Connect to V <sub>DD</sub> if not used.					
PFO	TPS3103	5	Power-fail output. Goes high when voltage at PFI rises above 0.551 V.					
RESET	TPS3103, TPS3110	1	Active-low reset output. Either push-pull or open-drain output stage.					
RSTSENSE	TPS3106	5	Active-low reset output. Logic level at $\overline{\text{RSTSENSE}}$ only depends on the voltage at SENSE and the status of $\overline{\text{MR}}$ .					
RSTVDD	TPS3106	1	Active-low reset output. Logic level at $\overline{\text{RSTVDD}}$ only depends on the voltage at $V_{DD}$ and the status of $\overline{\text{MR}}$ .					
SENSE	TPS3106, TPS3110	4	A reset will be asserted if the voltage at SENSE is lower than 0.551 V. Connect to $V_{\text{DD}}$ if unused.					
$V_{DD}$	ALL	6	Supply voltage. Powers the device and monitors its own voltage.					
WDI	TPS3110	5	Watchdog timer input. If WDI remains high or low longer than the time-out period, then reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge.					



### **TIMING DIAGRAMS**


### **Timing Diagrams for TPS3103**








### **Timing Diagram for TPS3106**







### **Timing Diagram for TPS3110**




### TYPICAL CHARACTERISTICS










### **TYPICAL CHARACTERISTICS (continued)**











### **TYPICAL CHARACTERISTICS (continued)**

# NORMALIZED THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE 1.008 1.004 1.000 1.002 1.000 0.998 0.998 0.999 -50 0 50 100 T<sub>A</sub> - Free-Air Temperature - °C Figure 7.



### **APPLICATION INFORMATION**

The TPS31xx family has a quiescent current in the 1- $\mu$ A to 2- $\mu$ A range. When  $\overline{RESET}$  is active, triggered by the voltage monitored at  $V_{DD}$ , the quiescent current increases to about 20  $\mu$ A (see the Electrical Characteristics).

In some applications it is necessary to minimize the quiescent current even during the reset period. This is especially true when the voltage of a battery is supervised and the RESET is used to shut down the system or for an early warning. In this case the reset condition will last for a longer period of time. The current drawn from the battery should almost be zero, especially when the battery is discharged.

For this kind of application, either the TPS3103 or TPS3106 is a good fit. To minimize current consumption, select a version where the threshold voltage is lower than the voltage monitored at  $V_{DD}$ . The TPS3106 has two reset outputs. One output (RSTVDD) is triggered from the voltage monitored at  $V_{DD}$ . The other output (RSTSENSE) is triggered from the voltage monitored at SENSE. In the application shown in Figure 8, the TPS3106E09 is used to monitor the input voltage of two NiCd or NiMH cells. The threshold voltage ( $V_{(TH)} = 0.86$  V) was chosen as low as possible to ensure that the supply voltage is always higher than the threshold voltage at  $V_{DD}$ . The voltage of the battery is monitored using the SENSE input. The voltage divider was calculated to assert a reset using the RSTSENSE output at  $2 \times 0.8$  V = 1.6 V.

$$R1 = R2 \times \left(\frac{V_{TRIP}}{V_{IT(S)}} - 1\right)$$
 (1)

where:

V<sub>TRIP</sub> is the voltage of the battery at which a reset is asserted and

 $V_{IT(S)}$  is the threshold voltage at SENSE = 0.551 V.

R1 was chosen for a resistor current in the 1-µA range.

With  $V_{TRIP} = 1.6 \text{ V}$ :

 $R1 \equiv 1.9 \times R2$ 

 $R1 = 820 \text{ k}\Omega, R2 = 430 \text{ k}\Omega$ 




Figure 8. Battery Monitoring with 3-μA Supply Current for Device and Resistor Divider

SLVS363E-AUGUST 2001-REVISED SEPTEMBER 2007



### WATCHDOG

The TPS3110 device integrates a watchdog timer that must be periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, RESET becomes active for the time period (t<sub>D</sub>). This event also reinitializes the watchdog timer.

### MANUAL RESET (MR)

Many  $\mu$ C-based products require manual-reset capability, allowing an operator or logic circuitry to initiate a reset. Logic low at  $\overline{\text{MR}}$  asserts reset. Reset remains asserted while  $\overline{\text{MR}}$  is low and for a time period (t<sub>D</sub>) after  $\overline{\text{MR}}$  returns high. The input has an internal 100-k $\Omega$  pull-up resistor, so it can be left open if it is unused.

Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual reset function. External debounce is not required. If  $\overline{MR}$  is driven from long cables or if the device is used in noisy environments, connecting a 0.1- $\mu$ F capacitor from  $\overline{MR}$  to GND provides additional noise immunity.

If there is a possibility of transient or DC conditions causing  $\overline{MR}$  to rise above  $V_{DD}$ , a diode should be used to limit  $\overline{MR}$  to a diode drop above  $V_{DD}$ .

### PFI, PFO


The TPS3103 has an integrated power-fail (PFI) comparator with a separate open-drain (PFO) output. The PFI and PFO can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply, and has no effect on RESET.

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of 0.551 V. If the input voltage falls below the power-fail threshold ( $V_{\text{IT}-(S)}$ ), the power-fail output (PFO) goes low. If it goes above 0.551 V plus approximately 15-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltage above 0.551 V. The sum of both resistors should be approximately 1 M $\Omega$ , to minimize power consumption and to assure that the current into the PFI pin can be neglected, compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to GND and leave  $\overline{\text{PFO}}$  unconnected. For proper operation of the PFI-comparator, the supply voltage ( $V_{\text{DD}}$ ) must be higher than 0.8 V.

### **SENSE**

The voltage at the SENSE input is compared with a reference voltage of 0.551 V. If the voltage at SENSE falls below the sense-threshold ( $V_{\text{IT}}$  –  $_{\text{(S)}}$ ), reset is asserted. On the TPS3106, a dedicated RSTSENSE output is available. On the TPS3110, the logic signal from SENSE is OR-wired with the logic signal from  $V_{\text{DD}}$  or  $\overline{\text{MR}}$ . An internal timer delays the return of the output to the inactive state, once the voltage at SENSE goes above 0.551 V plus about 15 mV of hysteresis. For proper operation of the SENSE-comparator, the supply voltage must be higher than 0.8 V.





$$V_{(NEG\_TH)} = 0.551 \text{ V} - \frac{R2}{R1} \text{ (V}_{DD} - 0.551 \text{ V)}$$

(1) Resistor may be integrated in  $\mu\text{C}$ .

Figure 9. TPS3103 Monitoring a Negative Voltage




Figure 10. TPS3110 in a DSP-System Monitoring Both Supply Voltages



17-Aug-2012

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN0402002DBVR	ACTIVE	SOT-23	DBV	6		TBD	Call TI	Call TI	
TPS3103E12DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E12DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E12DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E12DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E15DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E15DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E15DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103E15DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103H20DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103H20DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103H20DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103H20DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103K33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103K33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103K33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3103K33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



17-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS3106E09DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E09DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E09DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E09DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E16DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E16DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E16DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106E16DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106K33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106K33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106K33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3106K33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E09DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E09DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E09DBVT	ACTIVE	SOT-23	DBV	6		TBD	Call TI	Call TI	
TPS3110E09DBVTG4	ACTIVE	SOT-23	DBV	6		TBD	Call TI	Call TI	
TPS3110E12DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E12DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E12DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	





www.ti.com 17-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS3110E12DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E15DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E15DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E15DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110E15DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110K33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110K33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110K33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3110K33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### **PACKAGE OPTION ADDENDUM**

17-Aug-2012


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com 17-Aug-2012

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3103E12DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103E12DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103E15DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103E15DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103H20DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103H20DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103K33DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3103K33DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3103K33DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3103K33DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3106E09DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106E09DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106E16DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106E16DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3106K33DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3106K33DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS3110E09DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E12DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Aug-2012

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3110E12DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E15DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110E15DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110K33DBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3110K33DBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3103E12DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103E12DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3103E15DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103E15DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3103H20DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103H20DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3103K33DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3103K33DBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3103K33DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3103K33DBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3106E09DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3106E09DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0




### **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Aug-2012

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3106E16DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3106E16DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3106K33DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS3106K33DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS3110E09DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110E12DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110E12DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3110E15DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110E15DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TPS3110K33DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3110K33DBVT	SOT-23	DBV	6	250	182.0	182.0	20.0

### DBV (R-PDSO-G6)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



### DBV (R-PDSO-G6)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com