

Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers

FEATURES

- Pin-For-Pin compatibility with DG408/409
- 2.7- to 12-V Single Supply or
± 3- to ± 6-V Dual Supply Operation
- Lower On-Resistance: $r_{DS(on)}$ - 17 Ω Typ.
- Fast Switching: t_{ON} - 38 ns, t_{OFF} - 18 ns
- Break-Before-Make Guaranteed
- Low Leakage: $I_{S(off)}$ - 0.2 nA Max.
- Low Charge Injection: 1 pC
- TTL, CMOS, LV Logic (3 V) Compatible
- -82 dB Off-Isolation at 1 MHz
- 2000-V ESD Protection (HBM)

BENEFITS

- High Accuracy
- Single and Dual Power Rail Capacity
- Wide Operating Voltage Range
- Simple Logic Interface

APPLICATIONS

- Data Acquisition Systems
- Battery Operated Equipment
- Portable Test Equipment
- Sample and Hold Circuits
- Communication Systems
- SDSL, DSLAM
- Audio and Video Signal Routing

DESCRIPTION

The DG408L/409L are low voltage pin-for-pin compatible companion devices to the industry standard DG408/409 with improved performance.

Using BiCMOS wafer fabrication technology allows the DG408L/409L to operate on single and dual supplies. Single supply voltage ranges from 3- to 12-V while dual supply operation is recommended with ± 3 to ± 6 V.


The DG408L is an 8-channel single-ended analog multiplexer

designed to connect one of eight inputs to a common output as determined by a 3-bit binary address (A_0 , A_1 , A_2). The DG409L is a dual 4-channel differential analog multiplexer designed to connect one of four differential inputs to a common dual output as determined by its 2-bit binary address (A_0 , A_1). Break-before-make switching action to protect against momentary crosstalk between adjacent channels.


The DG408L/409L provides lower on-resistance, faster switching time, lower leakage, less power consumption and higher off-Isolation than the DG408/409.

FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS

DG408L



DG409L



TRUTH TABLES AND ORDERING INFORMATION
TRUTH TABLE — DG408L

A ₂	A ₁	A ₀	EN	On Switch
X	X	X	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

TRUTH TABLE — DG409L

A ₁	A ₀	EN	On Switch
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

Logic "0" = $V_{AL} \leq 0.8\text{ V}$
 Logic "1" = $V_{AH} \geq 2.4\text{ V}$
 X = Don't Care

For low and high voltage levels for V_{AX} and V_{EN} consult "Digital Control" parameters for specific V+ operation.

ORDERING INFORMATION — DG408L

Temp Range	Package	Part Number
-40 to 85°C	16-Pin SOIC	DG408LDY
	16-Pin TSSOP	DG408LDQ
-55 to 125°C	16-Pin CerDIP	DG408LAK
		DG408LAK/883
	LCC-20*	DG408LAZ/883

*Block Diagram and Pin Configuration not shown.

ORDERING INFORMATION — DG409L

Temp Range	Package	Part Number
-40 to 85°C	16-Pin SOIC	DG409LDY
	16-Pin TSSOP	DG409LDQ
-55 to 125°C	16-Pin CerDIP	DG409LAK
		DG409LAK/883
	LCC-20*	DG409LAZ/883

*Block Diagram and Pin Configuration not shown.

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V-

V+ 14 V

GND 7 V

Digital Inputs^a, V_S, V_D (V-) -0.3 V to (V+) +0.3 V

Current (Any Terminal) 30 mA

Peak Current, S or D

(Pulsed at 1 ms, 10% Duty Cycle Max) 100 mA

Storage Temperature: (A Suffix) -65 to 150°C

(D Suffix) -65 to 125°C

Power Dissipation (Package)^b

16-Pin Plastic TSSOP^c 650 mW

16-Pin Narrow SOIC^c 600 mW

16-Pin CerDIP^d 900 mW

LCC-20^e 750 mW

Notes

- Signals on S_X, D_X, A_X, or EN exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads soldered or welded to PC board.
- Derate 7.6 mW/°C above 75°C.
- Derate 12 mW/°C above 75°C.
- Derate 10 mW/°C above 75°C.



SPECIFICATIONS (SINGLE SUPPLY 12 V)									
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 12 V, ±10%, V- = 0 V VEN = 0.8 V or 2.4 V ^f	Temp ^b	Typ ^d	A Suffix -55 to 125°C		D Suffix -40 to 85°C		Unit
					Min ^c	Max ^c	Min ^c	Max ^c	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		0	12	0	12	V
Drain-Source On-Resistance	r _{DS(on)}	V _D = 10.8 V, V _D = 2 V or 9 V, I _S = 10 mA Sequence Each Switch On	Room Full	17		29 38		29 35	Ω
r _{DS(on)} Matching Between Channels ^g	Δr _{DS}	V _D = 10.8 V, V _D = 2 V or 9 V, I _S = 10 mA	Room	1		3		3	
On-Resistance Flatness ^l	r _{FLAT(on)}		Room	3		7		7	
Switch Off Leakage Current	I _{S(off)}	VEN = 0 V, V _D = 11 V or 1 V VS = 1 V or 11 V	Room Full		-1 -15	1 15	-1 -10	1 10	nA
	ID(off)		Room Full		-1 -15	1 15	-1 -10	1 10	
Channel On Leakage Current	ID(on)	VS = VD = 1 V or 11 V	Room Full		-1 -15	1 15	-1 -10	1 10	
Digital Control									
Logic High Input Voltage	V _{INH}		Full		2.4		2.4		V
Logic Low Input Voltage	V _{INL}		Full			0.8		0.8	
Input Current	I _{IN}	V _{AX} = VEN = 2.4 V or 0.8 V	Full		-1.5	1.5	-1	1	μA
Dynamic Characteristics									
Transition Time	t _{TRANS}	VS1 = 8 V, VS8 = 0 V, (DG408L) VS1b = 8 V, VS4b = 0 V, (DG409L) See Figure 2	Room Full	30		60 68		60 65	ns
Break-Before-Make Time	t _{OPEN}	VS(all) = VDA = 5 V, See Figure 4	Room Full	11	1		1		
Enable Turn-On Time	t _{ON(EN)}	VAX = 0 V, VS1 = 5 V (DG408L) VAX = 0 V, VS1b = 5 V (DG409L) See Figure 3	Room Full	38		55 60		55 60	
Enable Turn-Off Time	t _{OFF(EN)}		Room Full	18		25 35		25 30	
Charge Injection ^e	Q	CL = 1 nF, VGEN = 0 V, RGEN = 0 Ω	Room	1		5		5	pC
Off Isolation ^{e, h}	OIRR	f = 100 kHz, RL = 1 kΩ	Room	-70					dB
Crosstalk ^e	XTALK		Room	-82					
Source Off Capacitance ^e	CS(off)	f = 1 MHz, VS = 0 V, VEN = 0 V	Room	7					pF
Drain Off Capacitance ^e	CD(off)	f = 1 MHz, VD = 2.4 V, VEN = 0 V	Room	20					
Drain On Capacitance ^e	CD(on)	f = 1 MHz, VD = 0 V, VEN = 2.4 V (DG409L only)	Room	31					
Power Supplies									
Power Supply Range	V+				3	12	3	12	V
Power Supply Current	I+	VEN = VA = 0 V or 5 V	Room	0.2		0.7		0.7	mA

SPECIFICATIONS (DUAL SUPPLY V+ = 5 V, V- = 5 V)									
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 5 V, V- = -5 V ± 10%, V- = 0 V VEN = 0.6 V or 2.4 V ^f	Temp ^b	Typ ^d	A Suffix -55 to 125°C		D Suffix -40 to 85°C		Unit
					Min ^c	Max ^c	Min ^c	Max ^c	
Analog Switch									
Analog Signal Range ^e	VANALOG		Full		-5	5	-5	5	V
Drain-Source On-Resistance	rDS(on)	VD = ±3.5 V, IS = 10 mA Sequence Each Switch On	Room Full	20		40 50		40 50	Ω
Switch Off Leakage Current ^a	IS(off)	V+ = 5.5 V, V- = 5.5 V VEN = 0 V, VD = ±4.5 V, VS = ∓4.5 V	Room Full		-1 -15	1 15	-1 -10	1 10	nA
	ID(off)		Room Full		-1 -15	1 15	-1 -10	1 10	
Channel On Leakage Current ^a	ID(on)	V+ = 5.5 V, V- = 5.5 V VEN = 2.4 V, VD = ±4.5 V, VS = ∓4.5 V	Room Full		-1 -15	1 15	-1 -10	1 10	
Digital Control									
Logic High Input Voltage	VINH		Full		2.4		2.4		V
Logic Low Input Voltage	VINL		Full			0.6		0.6	
Input Current ^a	IIN	VAX = VEN = 2.4 V or 0.6 V	Full		-1.5	1.5	-1	1	μA
Dynamic Characteristics									
Transition Time ^e	tTRANS	VS1 = 3.5 V, VS8 = -3.5 V, (DG408L) VS1b = 3.5 V, VS4b = -3.5 V, (DG409L) See Figure 2	Room Full	30		60 78		60 65	ns
Break-Before-Make Time ^e	tOPEN	VS(all) = VDA = 3.5 V, See Figure 4	Room Full	8	1		1		
Enable Turn-On Time ^e	tON(EN)	VAX = 0 V, VS1 = 3.5 V (DG408L) VAX = 0 V, VS1b = 3.5 V (DG409L) See Figure 3	Room Full	25		55 68		55 60	
Enable Turn-Off Time ^e	tOFF(EN)		Room Full	20		40 50		40 45	
Source Off Capacitance ^e	CS(off)	f = 1 MHz, VS = 0 V, VEN = 0 V	Room	6					pF
Drain Off Capacitance ^e	CD(off)	f = 1 MHz, VD = 0 V, VEN = 0 V	Room	15					
Drain On Capacitance ^e	CD(on)	f = 1 MHz, VD = 0 V, VEN = 2.4 V	Room	29					



SPECIFICATIONS (SINGLE SUPPLY 5 V)									
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 5 V, ±10%, V- = 0 V VEN = 0.6 V or 2.4 V ^f	Temp ^b	Typ ^d	A Suffix -55 to 125°C		D Suffix -40 to 85°C		Unit
					Min ^c	Max ^c	Min ^c	Max ^c	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		0	5	0	5	V
Drain-Source On-Resistance	r _{DS(on)}	V+ = 4.5 V, V _D or V _S = 1 V or 3.5 V, I _D = 5 mA	Room Full	35		49 62		40 62	Ω
r _{DS(on)} Matching Between Channels ^g	Δr _{DS}	V+ = 4.5 V, V _D = 1 V or 3.5 V, I _S = 5 mA	Room	1.5		3		3	
On-Resistance Flatness ^l	r _{FLAT(on)}		Room			4		4	
Switch Off Leakage Current ^a	I _{S(off)}	V+ = 5.5 V, V _S = 1 V or 4 V V _D = 4 V or 1 V	Room Full		-1 -15	1 15	-1 -10	1 10	nA
	I _{D(off)}		Room Full		-1 -15	1 15	-1 -10	1 10	
Channel On Leakage Current ^a	I _{D(on)}	V+ = 5.5 V, V _D = V _S = 1 V or 4 V Sequence Each Switch On	Room Full		-1 -15	1 15	-1 -10	1 10	
Digital Control									
Logic High Input Voltage	V _{INH}	V+ = 5 V	Full		2.4		2.4		V
Logic Low Input Voltage	V _{INL}		Full			0.6		0.6	
Input Current ^a	I _{IN}	V _{AX} = V _{EN} = 2.4 V or 0.6 V	Full		-1.5	1.5	-1	1	μA
Dynamic Characteristics									
Transition Time ^e	t _{TRANS}	V _{S1} = 3.5 V, V _{S8} = 0 V, (DG408L) V _{S1b} = 3.5 V, V _{S4b} = 0 V, (DG409L) See Figure 2	Room Full	44		125 138		125 135	ns
Break-Before-Make Time ^e	t _{OPEN}	V _{S(all)} = V _{DA} = 3.5 V, See Figure 4	Room Full	17	1		1		
Enable Turn-On Time ^e	t _{ON(EN)}	V _{AX} = 0 V, V _{S1} = 3.5 V (DG408L) V _{AX} = 0 V, V _{S1b} = 3.5 V (DG409L) See Figure 3	Room Full	43		60 70		60 65	
Enable Turn-Off Time ^e	t _{OFF(EN)}		Room Full	26		45 60		45 50	
Charge Injection ^e	Q	C _L = 1 nF, R _{GEN} = 0 Ω, V _{GEN} = 0 V	Room	1		5		5	pC
Off Isolation ^{e, h}	OIRR	R _L = 1 kΩ, f = 100 kHz	Room	-70					dB
Crosstalk ^e	X _{TALK}		Room	-80					
Source Off Capacitance ^e	C _{S(off)}	f = 1 MHz, V _S = 0 V, V _{EN} = 0 V	Room	8					pF
Drain Off Capacitance ^e	C _{D(off)}	f = 1 MHz, V _D = 0 V, V _{EN} = 0 V	Room	21					
Drain On Capacitance ^e	C _{D(on)}	f = 1 MHz, V _D = 0 V, V _{EN} = 2.4 V (DG409L only)	Room	32					







SPECIFICATIONS (SINGLE SUPPLY 3 V)									
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 3 V, ±10%, V- = 0 V V _{EN} = 0.4 V or 2.0 V ^f	Temp ^b	Typ ^d	A Suffix -55 to 125°C		D Suffix -40 to 85°C		Unit
					Min ^c	Max ^c	Min ^c	Max ^c	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		0	3	0	3	V
Drain-Source On-Resistance	r _{DS(on)}	V+ = 2.7 V, V _D = 0.5 or 2.2 V, I _S = 5 mA	Room Full	60		80 105		80 100	Ω
Switch Off Leakage Current ^a	I _{S(off)}	V+ = 3.3 V, V _S = 2 or 1 V, V _D = 1 or 2 V	Room Full		-1 -15	1 15	-1 -10	1 10	nA
	I _{D(off)}		Room Full		-1 -15	1 15	-1 -10	1 10	
Channel On Leakage Current ^a	I _{D(on)}	V+ = 3.3 V, V _D = V _S = 1 or 2 V Sequence Each Switch On	Room Full		-1 -15	1 15	-1 -10	1 10	
Digital Control									
Logic High Input Voltage	V _{INH}		Full		2		2		V
Logic Low Input Voltage	V _{INL}		Full			0.4		0.4	
Input Current ^a	I _{IN}	V _{AX} = V _{EN} = 2.4 V or 0.4 V	Full		-1.5	1.5	-1	1	μA
Dynamic Characteristics									
Transition Time	t _{TRANS}	V _{S1} = 1.5 V, V _{S8} = 0 V, (DG408L) V _{S1b} = 1.5 V, V _{S4b} = 0 V, (DG409L) See Figure 2	Room Full	75		150 175		150 175	ns
Break-Before-Make Time	t _{OPEN}	V _{S(all)} = V _{DA} = 1.5 V, See Figure 4	Room Full	32	1		1		
Enable Turn-On Time	t _{ON(EN)}	V _{AX} = 0 V, V _{S1} = 1.5 V (DG408L) V _{AX} = 0 V, V _{S1b} = 1.5 V (DG409L) See Figure 3	Room Full	70		95 115		95 105	
Enable Turn-Off Time	t _{OFF(EN)}		Room Full	55		100 115		100 105	
Charge Injection ^e	Q	C _L = 1 nF, R _{GEN} = 0 Ω, V _{GEN} = 0 V	Room	0.4		5		5	pC
Off Isolation ^{e, h}	OIRR	f = 100 kHz, R _L = 1 kΩ	Room	-70					dB
Crosstalk ^e	X _{TALK}		Room	-79					
Source Off Capacitance ^e	C _{S(off)}	f = 1 MHz, V _S = 0 V, V _{EN} = 0 V	Room	8					pF
Drain Off Capacitance ^e	C _{D(off)}	f = 1 MHz, V _D = 0 V, V _{EN} = 0 V	Room	19					
Drain On Capacitance ^e	C _{D(on)}	f = 1 MHz, V _D = 0 V, V _{EN} = 2 V (DG409L only)	Room	33					

Notes







- Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- Guaranteed by design, not subject to production test.
- V_{IN} = input voltage to perform proper function.
- $\Delta r_{DS(on)} = r_{DS(on)} \text{ Max} - r_{DS(on)} \text{ Min}$.
- Worst case isolation occurs on Channel 4 do to proximity to the drain pin.
- $r_{DS(on)}$ flatness is measured as the difference between the minimum and maximum measured values across a defined Analog signal.



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)



SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




FIGURE 1.

TEST CIRCUITS




FIGURE 2. Transition Time

TEST CIRCUITS




FIGURE 3. Enable Switching Time




FIGURE 4. Break-Before-Make Interval

TEST CIRCUITS




FIGURE 5. Charge Injection




FIGURE 6. Off Isolation




FIGURE 7. Crosstalk




FIGURE 8. Insertion Loss




FIGURE 9. Source Drain Capacitance



Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.