STG50M170F3D8

Datasheet

Trench gate field-stop 1700 V, 50 A low loss M series IGBT die in D8 packing



Features

- Low $V_{CE(sat)}$ = 2 V (typ.) @ I_C = 50 A
- 10 µs of short-circuit withstand time
- Minimized tail current
- Tight parameter distribution
- Positive $V_{CE(sat)}$ temperature coefficient

Applications

- Industrial drives
- Windmill
- GPI

Description

This device is an IGBT developed using an advanced proprietary trench gate field-stop structure. The device is part of the M series IGBTs, which represent an optimal balance between inverter system performance and efficiency where the low-loss and the short-circuit functionality is essential. Furthermore, the positive $V_{CE(sat)}$ temperature coefficient and the tight parameter distribution result in safer paralleling operation.

Product status link
STG50M170F3D8

Product summary	
Order code	STG50M170F3D8
V_{CE}	1700 V
I_{CN}	50 A
Die size	8.22 x 8.23 mm
Packing	D8

1 Mechanical parameters

Table 1. Mechanical parameters

Symbol		Value	Unit
Die size including scribe line		8.22 x 8.23	mm
Wafer size		200	mm
Maximum possible dice per wafer		384	dice
Die thickness		175	µm
Front side passivation		Silicon nitride	
Emitter pad size including gate pad (x2)		7.00 x 3.38	mm
Gate pad size		1.18 x 1.17	mm
Front side metallization	composition	AlCu	
	thickness	4.5	µm
Back side metallization	composition	Al/Ti/NiV/Ag	
	thickness	0.65	µm
Die bond		Electrically conductive glue or soft solder	
Recommended wire bonding		≤500	µm

2 Electrical ratings

T_J = 25 °C unless otherwise specified.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CES}	Collector-emitter voltage (V_{GE} = 0 V)	1700	V
V_{GE}	Gate-emitter voltage	±20	V
I_{CN}[(1)]	Continuous collector current at T = 100 °C	50	A
I_{CP}[(2)]	Pulsed collector current	150	A
t_{SC}[(3)]	Short circuit withstand time (V_{CC} = 1000 V, V_{GE} = ±15 V, V_{CE} (peak) ≤ 1700 V, T_{Jstart} = 125 °C)	10	µs
T_J	Operating junction temperature range	-55 to 150	°C

1. *Nominal collector current for die packaged in ST discrete solution. Current level depends on the assembly thermal properties and is limited by maximum junction temperature.*
2. *Pulse width is limited by maximum junction temperature. Specified by design, not tested in production.*
3. *Evaluated by characterization, not tested in production.*

3 Electrical characteristics

Table 3. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)CES}$	Collector-emitter breakdown voltage	I_C = 1 mA, V_{GE} = 0 V	1700			V
$V_{CE(sat)}$	Collector-emitter saturation voltage	V_{GE} = 15 V, I_C = 15 A			1.9	V
$V_{GE(th)}$	Gate threshold voltage	V_{CE} = V_{GE}, I_C = 1 mA	5	6	7	V
I_{CES}	Collector cut-off current	V_{GE} = 0 V, V_{CE} = 1700 V			25	µA
I_{GES}	Gate-emitter leakage current	V_{CE} = 0 V, V_{GE} = ±20 V			±250	nA

Table 4. Electrical characteristics (evaluated by characterization, not tested in production)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CE(sat)}$	Collector-emitter saturation voltage	V_{GE} = 15 V, I_C = 50 A	-	2	2.6	V
		V_{GE} = 15 V, I_C = 50 A, T_J = 150 °C	-	2.4		V
C_{ies}	Input capacitance	V_{CE} = 25 V, f = 1 MHz, V_{GE} = 0 V	-	4100		pF
C_{oes}	Output capacitance		-	252		pF
C_{res}	Reverse transfer capacitance		-	130		pF
R_G	Integrated gate resistance	f = 1 MHz	-	11.5		Ω
Q_g	Total gate charge	V_{CC} = 1360 V, I_C = 50 A, V_{GE} = 0 to 15 V	-	225		nC

Table 5. Switching characteristics on inductive load (evaluated by characterization, not tested in production)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V_{CC} = 900 V, I_C = 50 A, V_{GE} = ±15 V, R_G = 8.2 Ω	-	140	-	ns
t_r	Current rise time		-	25	-	ns
$t_{d(off)}$	Turn-off delay time		-	248	-	ns
t_f	Current fall time		-	463	-	ns
E_{off} (1)	Turn-off switching energy		-	10	-	mJ
$t_{d(on)}$	Turn-on delay time	V_{CC} = 900 V, I_C = 50 A, V_{GE} = ±15 V, R_G = 8.2 Ω, T_J = 150 °C	-	141.5	-	ns
t_r	Current rise time		-	27	-	ns
$t_{d(off)}$	Turn-off delay time		-	263	-	ns
t_f	Current fall time		-	618	-	ns
E_{off} (1)	Turn-off switching energy		-	12.4	-	mJ

1. *Including the tail of the collector current.*

Note: *The aforementioned values are not tested at chip level and are strongly dependent on the package/module design and the mounting technology.*

4 Die layout

Figure 1. Die drawing (dimensions are in mm)



Table 6. Die delivery

Package option	Description	Picture
D8	Wafer tested, inked, cut; die is picked up and submitted to automatic visual inspection on the back side. Each die is tested and submitted again to visual inspection on both top and back sides. Finally, each die is placed inside the reel pocket, submitted once again to a top-side visual inspection and sealed with a cover tape.	

Figure 2. Tape drawing (dimensions are in mm)





GADG291020210913GT

5 Additional information

5.1 Additional testing and screening

For customers requiring product supplied as known good die (KGD) or requiring specific die level testing (i.e. for dynamic and switching characterization), please contact the local ST sales office.

If KGD is requested, the shipping delivery is D8.

5.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil - suffix on sales type D7
- Carrier tape - suffix on sales type D8

5.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

5.4 Wafer/die and storage

Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.

Revision history

Table 7. **Document revision history**

Date	Revision	Changes
29-Oct-2021	1	First release.

Contents

1 Mechanical parameters 2

2 Electrical ratings 3

3 Electrical characteristics. 4

4 Die layout 5

5 Additional information 7

5.1 Additional testing and screening 7

5.2 Shipping 7

5.3 Handling 7

5.4 Wafer/die and storage 7

Revision history 8

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved