128/256-Kbit SPI Serial EEPROM, Industrial Grade

AT25128B/AT25256B



Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1):
 - Data sheet describes mode 0 operation
- · Low-Voltage Operation:
 - $-1.8V (V_{CC} = 1.8V \text{ to } 5.5V)$
- Industrial Temperature Range: -40°C to +85°C
- 20 MHz Clock Rate (5V)
- 64-Byte Page Mode
- · Block Write Protection:
 - Protect 1/4, 1/2 or entire array
- Write-Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-Timed Write Cycle within 5 ms Maximum
- ESD Protection > 4,000V
- · High Reliability:
 - Endurance: 1,000,000 write cycles
 - Data retention: 100 years
- Green (RoHS Compliant) Package Options
- Die Sale Options: Wafer Form and Bumped Wafers

Packages

8-Lead SOIC, 8-Lead TSSOP, 8-Pad UDFN and 8-Ball VFBGA

Table of Contents

Fea	atures.						
Pad	kages	5					
1.	Packa	age Types (not to scale)	4				
2.	Pin Description						
۷٠	2.1.	Chip Select (CS)					
	2.1.	Serial Data Output (SO)					
	2.3.	Write-Protect (WP)					
	2.4.	Ground (GND)					
	2.5.	Serial Data Input (SI)					
	2.6.	Serial Data Clock (SCK)					
	2.7.	Suspend Serial Input (HOLD)					
	2.8.	Device Power Supply (V _{CC})					
3.	Desc	ription					
	3.1.	SPI Bus Host Connections to Serial EEPROMs					
	3.2.	Block Diagram					
4.	Electi	rical Characteristics					
	4.1.	Absolute Maximum Ratings					
	4.2.	DC and AC Operating Range					
	4.3.	DC Characteristics					
	4.4.	AC Characteristics					
	4.5.	SPI Synchronous Data Timing					
	4.6.	Electrical Specifications					
5.	Devic	ce Operation	14				
	5.1.	Interfacing the AT25128B/AT25256B on the SPI Bus	14				
	5.2.	Device Opcodes	1!				
	5.3.	Hold Function	1				
	5.4.	Write Protection	10				
6.	Devi	ce Commands and Addressing	1				
	6.1.	STATUS Register Bit Definition and Function	1				
	6.2.	Read STATUS Register (RDSR)	1				
	6.3.	Write Enable (WREN) and Write Disable (WRDI)	18				
	6.4.	Write STATUS Register (WRSR)	19				
7.	Read	l Sequence	2				
8.	Write	e Sequence	22				
	8.1.	Byte Write	22				
	8.2.	Page Write	22				
	8.3.	Polling Routine	23				
9.	Packa	aging Information	24				
	9.1.	Package Marking Information	24				





10. Revision History	37
11. Product Identification System	38
Microchip Information	39
Trademarks	
Legal Notice	39
Microchip Devices Code Protection Feature	
Product Page Links	40




1. Package Types (not to scale)

8-Lead SOIC/TSSOP







2. Pin Description

The descriptions of the pins are listed in Table 2-1.

Table 2-1. Pin Function Table

Name	8-Lead SOIC	8-Lead TSSOP	8-Pad UDFN(1)	8-Ball VFBGA	Function
CS	1	1	1	1	Chip Select
SO	2	2	2	2	Serial Data Output
WP ⁽²⁾	3	3	3	3	Write-Protect
GND	4	4	4	4	Ground
SI	5	5	5	5	Serial Data Input
SCK	6	6	6	6	Serial Data Clock
HOLD ⁽²⁾	7	7	7	7	Suspends Serial Input
V _{cc}	8	8	8	8	Device Power Supply

Notes:

- 1. The exposed pad on this package can be connected to GND or left floating.
- 2. The Write-Protect (WP) and Hold (HOLD) pins should be driven high or low as appropriate.

2.1. Chip Select (CS)

The AT25128B/AT25256B is selected when the Chip Select (\overline{CS}) pin is low. When the device is not selected, data will not be accepted via the Serial Data Input (SI) pin, and the Serial Output (SO) pin will remain in a high-impedance state.

To ensure robust operation, the \overline{CS} pin should follow V_{CC} upon power-up. It is, therefore, recommended to connect \overline{CS} to V_{CC} using a pull-up resistor (less than or equal to 10 k Ω). After power-up, a low level on \overline{CS} is required prior to any sequence being initiated.

2.2. Serial Data Output (SO)

The Serial Data Output (SO) pin is used to transfer data out of the AT25128B/AT25256B. During a read sequence, data are shifted out on this pin after the falling edge of the Serial Data Clock (SCK).

2.3. Write-Protect (WP)

The Write-Protect (\overline{WP}) pin will allow normal read/write operations when held high. When the \overline{WP} pin is brought low and the WPEN bit is set to a logic '1', all write operations to the STATUS register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write operation to the STATUS register. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the STATUS register. The \overline{WP} pin function is blocked when the WPEN bit in the STATUS register is set to a logic '0'. This will allow the user to install the AT25128B/AT25256B in a system with the \overline{WP} pin tied to ground and still be able to write to the STATUS register. All \overline{WP} pin functions are enabled when the WPEN bit is set to a logic '1'.

2.4. Ground (GND)

The ground reference for the Device Power Supply (V_{CC}). The Ground (GND) pin should be connected to the system ground.

2.5. Serial Data Input (SI)

The Serial Data Input (SI) pin is used to transfer data into the device. It receives instructions, addresses and data. Data are latched on the rising edge of the Serial Data Clock (SCK).

2.6. Serial Data Clock (SCK)

The Serial Data Clock (SCK) pin is used to synchronize the communication between a host and the AT25128B/AT25256B. Instructions, addresses or data present on the Serial Data Input (SI) pin are latched in on the rising edge of SCK, while output on the Serial Data Output (SO) pin is clocked out on the falling edge of SCK.



2.7. Suspend Serial Input (HOLD)

The Suspend Serial Input ($\overline{\text{HOLD}}$) pin is used in conjunction with the Chip Select ($\overline{\text{CS}}$) pin to pause the AT25128B/AT25256B. When the device is selected and a serial sequence is underway, $\overline{\text{HOLD}}$ can be used to pause the serial communication with the host device without resetting the serial sequence. To pause, the $\overline{\text{HOLD}}$ pin must be brought low while the Serial Data Clock (SCK) pin is low. To resume serial communication, the $\overline{\text{HOLD}}$ pin is brought high while the SCK pin is low (SCK may still toggle during $\overline{\text{HOLD}}$). Inputs to the Serial Data Input (SI) pin will be ignored while the Serial Data Output (SO) pin is in the high-impedance state.

2.8. Device Power Supply (V_{CC})

The Device Power Supply (V_{CC}) pin is used to supply the source voltage to the device. Operations at invalid V_{CC} voltages may produce spurious results and should not be attempted.




3. Description


The AT25128B/AT25256B provides 131,072/262,144 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The device is available in space-saving 8-lead SOIC, 8-lead TSSOP, 8-pad UDFN and 8-ball VFBGA packages. All packages operate from 1.8V to 5.5V.

3.1. SPI Bus Host Connections to Serial EEPROMs

SPI Host:



3.2. Block Diagram





4. Electrical Characteristics

4.1. Absolute Maximum Ratings

Operating temperature	-55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to ground	-1.0V to +7.0V
V _{CC}	6.25V
DC output current	5.0 mA
ESD protection	> 4 kV

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.2. DC and AC Operating Range

Table 4-1. DC and AC Operating Range

AT25128B/AT25256B		
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
V _{CC} Power Supply	Low-Voltage Grade	1.8V to 5.5V

4.3. DC Characteristics

Table 4-2. DC Characteristics⁽¹⁾

Parameter	Symbol	Minimum	Maximum	Units	Conditions		
Supply Voltage	V _{CC1}	1.8	5.5	V			
Supply Voltage	V _{CC2}	2.5	5.5	V			
Supply Voltage	V _{CC3}	4.5	5.5	V			
Supply Current	I _{CC1}	_	10.0	mA	V _{CC} = 5.0V at 20 MHz, SO = Open, Read		
Supply Current	I _{CC2}	_	7.0	mA	V _{CC} = 5.0V at 10 MHz, SO = Open, Read, Write		
Supply Current	I _{CC3}	_	3.5	mA	V _{CC} = 5.0V at 1 MHz, SO = Open, Read, Write		
Standby Current	I _{SB1}	_	3.0	μΑ	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$		
Standby Current	I _{SB2}	_	3.0	μΑ	$V_{CC} = 2.5V, \overline{CS} = V_{CC}$		
Standby Current	I _{SB3}		5.0	μΑ	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$		
Input Leakage	I _{IL}	-3.0	3.0	μΑ	V _{IN} = 0V to V _{CC}		
Output Leakage	I _{OL}	-3.0	3.0	μΑ	$V_{IN} = 0V \text{ to } V_{CC}$, $T_{AC} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$		
Input Low-Voltage	V _{IL} ⁽²⁾	-1.0	V _{CC} x 0.3	V			
Input High-Voltage	V _{IH} ⁽²⁾	V _{CC} x 0.7	V _{CC} + 0.5	V			
Output Low-Voltage	V _{OL1}	_	0.4	V	$3.6V \le V_{CC} \le 5.5V$ $I_{OL} = 3.0 \text{ mA}$		



Table 4-2. DC Characteristics ⁽¹⁾ (continued)										
Parameter	Parameter Symbol Minimum Maximum Units Conditions									
Output High-Voltage	V _{OH1}	V _{CC} - 0.8	_	V	3.6V ≤ V _{CC} ≤ 5.5V	I _{OH} = -1.6 mA				
Output Low-Voltage	V _{OL2}	_	0.2	V	1.8V ≤ V _{CC} ≤ 3.6V	I _{OL} = 0.15 mA				
Output High-Voltage	V _{OH2}	V _{CC} - 0.2	_	V	1.8V ≤ V _{CC} ≤ 3.6V	Ι _{ΟΗ} = -100 μΑ				

Notes:

High-Voltage

- 1. Applicable over recommended operating range from: $T_A = -40$ °C to +85°C, $V_{CC} = 1.8$ V to 5.5V (unless otherwise noted).
- 2. V_{IL} min and V_{IH} max are reference only and are not tested.

4.4. **AC Characteristics**

Table 4-3. AC Characteristics⁽¹⁾


Parameter	Symbol	Minimum	Maximum	Units	Conditions
		0	20	MHz	$V_{CC} = 4.5V \text{ to } 5.5V$
SCK Clock Frequency	f _{SCK}	0	10	MHz	$V_{CC} = 2.5V \text{ to } 5.5V$
		0	5	MHz	V _{CC} = 1.8V to 5.5V
		_	2000	ns	$V_{CC} = 4.5V \text{ to } 5.5V$
Input Rise Time	t _{RI}	_	2000	ns	$V_{CC} = 2.5V \text{ to } 5.5V$
		_	2000	ns	V _{CC} = 1.8V to 5.5V
		_	2000	ns	V _{CC} = 4.5V to 5.5V
Input Fall Time	t _{Fl}	_	2000	ns	V _{CC} = 2.5V to 5.5V
		_	2000	ns	V _{CC} = 1.8V to 5.5V
		20	_	ns	V _{CC} = 4.5V to 5.5V
SCK High Time	t _{WH}	40	_	ns	$V_{CC} = 2.5V \text{ to } 5.5V$
		80	_	ns	V _{CC} = 1.8V to 5.5V
		20	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$
SCK Low Time	t _{WL}	40	_	ns	V _{CC} = 2.5V to 5.5V
		80	_	ns	V _{CC} = 1.8V to 5.5V
		100	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$
CS High Time	t _{CS}	100	_	ns	$V_{CC} = 2.5V \text{ to } 5.5V$
		200	_	ns	V _{CC} = 1.8V to 5.5V
		100	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$
CS Setup Time	t _{CSS}	100	_	ns	$V_{CC} = 2.5V \text{ to } 5.5V$
		200	_	ns	$V_{CC} = 1.8V \text{ to } 5.5V$
		100	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$
CS Hold Time	t _{CSH}	100	_	ns	$V_{CC} = 2.5V \text{ to } 5.5V$
		200	_	ns	$V_{CC} = 1.8V \text{ to } 5.5V$
		5	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$
Data In Setup Time	t _{SU}	10	_	ns	V _{CC} = 2.5V to 5.5V
		20	_	ns	V _{CC} = 1.8V to 5.5V
		5	_	ns	V _{CC} = 4.5V to 5.5V
Data In Hold Time	t _H	10	_	ns	V _{CC} = 2.5V to 5.5V
		20	_	ns	V _{CC} = 1.8V to 5.5V

Table 4-3. AC Characteristics ⁽¹⁾ (continued)								
Parameter	Symbol	Minimum	Maximum	Units	Conditions			
		5	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
HOLD Setup Time	t _{HD}	10	_	ns	V _{CC} = 2.5V to 5.5V			
		20	_	ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		5	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
HOLD Hold Time	t _{CD}	10	_	ns	$V_{CC} = 2.5V \text{ to } 5.5V$			
		20		ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		0	20	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
Output Valid	t _V	0	40	ns	$V_{CC} = 2.5V \text{ to } 5.5V$			
		0	80	ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		0	_	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
Output Hold Time	t _{HO}	0	_	ns	$V_{CC} = 2.5V \text{ to } 5.5V$			
		0	_	ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		0	25	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
HOLD to Output Low Z	t _{LZ}	0	50	ns	$V_{CC} = 2.5V \text{ to } 5.5V$			
		0	100	ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		_	25	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
HOLD to Output High Z	t _{HZ}	_	50	ns	$V_{CC} = 2.5V \text{ to } 5.5V$			
		_	100	ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		_	25	ns	$V_{CC} = 4.5V \text{ to } 5.5V$			
Output Disable Time	t _{DIS}	_	50	ns	$V_{CC} = 2.5V \text{ to } 5.5V$			
		_	100	ns	$V_{CC} = 1.8V \text{ to } 5.5V$			
		_	5	ms	$V_{CC} = 4.5V \text{ to } 5.5V$			
Write Cycle Time	t _{WC}	_	5	ms	$V_{CC} = 2.5V \text{ to } 5.5V$			
		_	5	ms	$V_{CC} = 1.8V \text{ to } 5.5V$			

Note:

1. Applicable over recommended operating range from T_A = -40°C to +85°C, V_{CC} = As Specified, C_L = 1 TTL Gate and 30 pF (unless otherwise noted).

4.5. SPI Synchronous Data Timing



4.6. Electrical Specifications

4.6.1. Power-Up Requirements and Reset Behavior

During a power-up sequence, the V_{CC} supplied to the AT25128B/AT25256B should monotonically rise from GND to the minimum V_{CC} level (as specified in Table 4-1), with a slew rate no faster than 0.1 V/ μ s.

4.6.1.1. Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT25128B/AT25256B includes a Power-On Reset (POR) circuit. Upon power-up, the device will not respond to any instructions until the V_{CC} level crosses the internal voltage threshold (V_{POR}) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the V_{CC} supply has reached a stable value greater than or equal to the minimum V_{CC} level. Additionally, once the V_{CC} is greater than or equal to the minimum V_{CC} level, the bus host must wait at least t_{PUP} before sending the first instruction to the device. See Table 4-4 for the values associated with these power-up parameters.

Table 4-4. Power-Up Conditions(1)

Symbol	Parameter	Min.	Max.	Units
t _{PUP}	Time required after V_{CC} is stable before the device can accept instructions	100	_	μs
V_{POR}	Power-On Reset Threshold Voltage	_	1.5	V
t _{POFF}	Minimum time at V _{CC} = 0V between power cycles	0.03	_	ms

Note:

1. These parameters are characterized, but they are not 100% tested in production.

If an event occurs in the system where the V_{CC} level supplied to the AT25128B/AT25256B drops below the maximum V_{POR} level specified, it is recommended that a full power cycle sequence be performed by first driving the V_{CC} pin to GND in less than 1 ms, waiting at least the minimum t_{POFF} time and then performing a new power-up sequence in compliance with the requirements defined in this section.

4.6.2. Pin Capacitance

Table 4-5. Pin Capacitance^(1,2)

Symbol	Test Condition	Max.	Units	Conditions
C _{OUT}	Output Capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	V _{IN} = 0V

Notes:

- 1. This parameter is characterized but is not 100% tested in production.
- 2. Applicable over recommended operating ranges: $T_A = +25$ °C, $f_{SCK} = 1.0$ MHz, $V_{CC} = 5.0$ V (unless otherwise noted).



4.6.3. EEPROM Cell Performance Characteristics

Table 4-6. EEPROM Cell Performance Characteristics

Operation	Test Condition	Min.	Max.	Units
Write Endurance ⁽¹⁾	$T_A = +25$ °C, $V_{CC} = 5.5V$, Page Write mode	1,000,000	_	Write Cycles
Data Retention ⁽¹⁾	T _A = +55°C	100	_	Years

Note:

1. Performance is determined through characterization and the qualification process.

4.6.4. Software Reset

The SPI interface of the AT25128B/AT25256B can be reset by toggling the \overline{CS} input. If the \overline{CS} line is already in the Active state, it must complete a transition from the Inactive state ($\geq V_{IH}$) to the Active state ($\leq V_{IL}$) and then back to the Inactive state ($\geq V_{IH}$) without sending clocks on the SCK line. Upon completion of this sequence, the device will be ready to receive a new opcode on the SI line.

4.6.5. Device Default State at Power-Up

The AT25128B/AT25256B default state upon power-up consists of:

- Standby Power mode
- A high-to-low-level transition on $\overline{\text{CS}}$ is required to enter Active state
- Write Enable Latch (WEL) bit in the STATUS register = 0
- Ready/Busy bit in the STATUS register = 0, indicating the device is ready to accept a new command
- Device is not selected
- Not in Hold condition
- WPEN, BP1 and BP0 bits in the STATUS register are unchanged from their previous state, as they are nonvolatile values

4.6.6. Device Default Condition

The AT25128B/AT25256B is shipped from Microchip to the customer with the EEPROM array set to an all FFh data pattern (logic '1' state). The Write-Protect Enable bit in the STATUS register is set to logic '0' (the ability of the EEPROM array to write is dictated by the values of the Block Write-Protect bits while the STATUS register's ability to write is controlled by the WEL bit). The Block Write Protection bits in the STATUS register are set to logic '0' (no write protection selected).




5. Device Operation

The AT25128B/AT25256B is controlled by a set of instructions sent from a host controller, commonly referred to as the SPI Host. The SPI Host communicates with the AT25128B/AT25256B via the SPI bus, which comprises four signal lines: Chip Select (\overline{CS}), Serial Data Clock (SCK), Serial Data Input (SI) and Serial Data Output (SO).

The SPI protocol defines a total of four modes of operation (Mode 0, 1, 2 or 3) with each mode differing in terms of SCK polarity and phase, which control the flow of data on the SPI bus. The AT25128B/AT25256B supports the two most common modes, SPI Modes 0 and 3. With SPI Modes 0 and 3, data are always latched in on the rising edge of SCK and always output on the falling edge of SCK. The only difference between SPI Modes 0 and 3 is the polarity of the SCK signal when in the lnactive state (when the SPI Host is in Standby mode and not transferring any data). SPI Mode 0 is defined as having a low SCK while \overline{CS} is not asserted (at V_{CC}), and SPI Mode 3 has SCK high in the lnactive state. The SCK Idle state must match when the \overline{CS} is deasserted both before and after the communication sequence in SPI Modes 0 and 3. The figures in this document depict Mode 0 with a solid line on SCK while \overline{CS} is inactive and Mode 3 with a dotted line.

Figure 5-1. SPI Mode 0 and Mode 3



5.1. Interfacing the AT25128B/AT25256B on the SPI Bus

Communication to and from the AT25128B/AT25256B must be initiated by the SPI Host device, such as a microcontroller. The SPI Host device must generate the serial clock for the AT25128B/AT25256B on the Serial Data Clock (SCK) pin. The AT25128B/AT25256B always operates as a client because the SCK is always an input.

5.1.1. Selecting the Device

The AT25128B/AT25256B is selected when the Chip Select (\overline{CS}) pin is low. When the device is not selected, data will not be accepted via the Serial Data Input (SI) pin, and the Serial Data Output (SO) pin will remain in a high-impedance state.

5.1.2. Sending Data to the Device

The AT25128B/AT25256B uses the SI pin to receive information. All instructions, addresses and data input bytes are clocked into the device with the Most Significant bit (MSb) first. The SI pin samples on the first rising edge of the SCK line after the \overline{CS} has been asserted.

5.1.3. Receiving Data from the Device

Data output from the device is transmitted on the SO pin, with the MSb output first. The SO data are latched on the first falling edge of SCK after the instruction has been clocked into the device, such as the Read from Memory Array (READ) and Read STATUS Register (RDSR) instructions. See Read Sequence for more details.



5.2. Device Opcodes

5.2.1. Serial Opcode

After the device is selected by driving \overline{CS} low, the first byte will be received on the SI pin. This byte contains the opcode that defines the operation to be performed. Refer to Table 6-1 for a list of all opcodes to which the AT25128B/AT25256B will respond.

5.2.2. Invalid Opcode

If an invalid opcode is received, no data will be shifted into AT25128B/AT25256B, and the SO pin will remain in a high-impedance state until the falling edge of \overline{CS} is detected again. This will reinitialize the serial communication.

5.3. Hold Function

The Suspend Serial Input (HOLD) pin is used to pause the serial communication with the device without having to stop or reset the clock sequence. Hold mode, however, does not affect the internal write cycle. Therefore, if a write cycle is in progress, asserting the HOLD pin will not pause the operation, and the write cycle will continue to completion.

Hold mode can only be entered while the $\overline{\text{CS}}$ pin is asserted. Hold mode is activated by asserting the $\overline{\text{HOLD}}$ pin during the SCK low pulse. If the $\overline{\text{HOLD}}$ pin is asserted during the SCK high pulse, then Hold mode will not start until the beginning of the next SCK low pulse. The device will remain in Hold mode as long as the $\overline{\text{HOLD}}$ pin and $\overline{\text{CS}}$ pin are asserted.

While in Hold mode, the SO pin will be in a high-impedance state. In addition, both the SI pin and the SCK pin will be ignored. The Write-Protect (WP) pin, however, can still be asserted or deasserted while in Hold mode.

To end Hold mode and resume serial communication, the HOLD pin must be deasserted during the SCK low pulse. If the HOLD pin is deasserted during the SCK high pulse, then Hold mode will not end until the beginning of the next SCK low pulse.

If the $\overline{\text{CS}}$ pin is deasserted while the $\overline{\text{HOLD}}$ pin is still asserted, then any operation that may have been started will be aborted, and the device will reset the WEL bit in the STATUS register back to the logic '0' state.

Figure 5-2. Hold Mode







Figure 5-3. Hold Timing



5.4. Write Protection

The Write-Protect (\overline{WP}) pin allows normal read and write operations when held high. When the \overline{WP} pin is brought low and WPEN bit is a logic '1', all write operations to the STATUS register are inhibited. If the \overline{WP} pin goes low while \overline{CS} is still low, it will interrupt a Write STATUS Register (WRSR) operation. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the STATUS register. The \overline{WP} pin function is blocked when the WPEN bit in the STATUS register is a logic '0'. This allows the user to install the AT25128B/AT25256B device in a system with the \overline{WP} pin tied to ground and still be able to write to the STATUS register. All \overline{WP} pin functions are enabled when the WPEN bit is set to a logic '1'.

6. Device Commands and Addressing

The AT25128B/AT25256B is designed to interface directly with the synchronous Serial Peripheral Interface (SPI). The AT25128B/AT25256B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 6-1. All instructions, addresses and data are transferred with the MSb first and start with a high-to-low \overline{CS} transition.

Table 6-1. Instruction Set for the AT25128B/AT25256B

Instruction Name	Instruction Format	Operates On	Operation Description
WREN	0000 X110	STATUS Register	Set Write Enable Latch (WEL)
WRDI	0000 X100	STATUS Register	Reset Write Enable Latch (WEL)
RDSR	0000 X101	STATUS Register	Read STATUS Register
WRSR	0000 X001	STATUS Register	Write STATUS Register
READ	0000 X011	Memory Array	Read from Memory Array
WRITE	0000 X010	Memory Array	Write to Memory Array

6.1. STATUS Register Bit Definition and Function

The AT25128B/AT25256B includes an 8-bit STATUS register. The STATUS register bits modulate various features of the device, as shown in Table 6-2 and Table 6-3. These bits can be changed by specific instructions, which are detailed in the following sections.

Table 6-2. STATUS Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	X	X	X	BP1	BP0	WEL	RDY/BSY

Table 6-3. STATUS Register Bit Definition


Bit		Name	Туре		Description
7	WPEN	Write-Protect Enable	R/W	0	See Table 6-5 (Factory Default)
_ ′	WPEN	Write-Protect Enable	K/VV	1	See Table 6-5 (Factory Default)
6:4	RFU	Reserved for Future Use	R	0	Reads as zeros when the device is not in a write cycle
0.4	KFU	Reserved for Future Ose	K	1	Reads as ones when the device is in a write cycle
				00	No array write protection (Factory Default)
3:2	BP1	Block Write Protection	R/W	01	Quarter array write protection (see Table 6-4)
5.2	BP0	Block Write Protection	FC/ VV	10	Half array write protection (see Table 6-4)
				11	Entire array write protection (see Table 6-4)
1	WEL	Write Enable Latch	R/W	0	Device is not write enabled (Power-up Default)
	VVEL	Write Eriable Lattri	FC/ VV	1	Device is write enabled
0	RDY/BSY	Ready/Busy Status	R	0	Device is ready for a new sequence
U	וכפווטא	Reduy/ busy status	K	1	Device is busy with an internal operation

6.2. Read STATUS Register (RDSR)

The Read STATUS Register (RDSR) instruction provides access to the STATUS register. The ready/busy and write enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write-Protect (BP1, BP0) bits indicate the extent of memory array protection employed. The STATUS register is read by asserting the $\overline{\text{CS}}$ pin, followed by sending in a 05h opcode on the SI pin. Upon completion of the opcode, the device will return the 8-bit STATUS register value on the SO pin.



Figure 6-1. RDSR Waveform




6.3. Write Enable (WREN) and Write Disable (WRDI)

Enabling and disabling writing to the STATUS register and EEPROM array is accomplished through the Write Enable (WREN) and Write Disable (WRDI) instructions. These functions change the status of the WEL bit in the STATUS register.

6.3.1. Write Enable Instruction (WREN)

The Write Enable Latch (WEL) bit of the STATUS register must be set to a logic '1' prior to each Write STATUS Register (WRSR) and Write to Memory Array (WRITE) instruction. This is accomplished by sending a WREN (06h) instruction to the AT25128B/AT25256B. First, the \overline{CS} pin is driven low to select the device, and then a WREN instruction is clocked in on the SI pin. After that, the \overline{CS} pin can be driven high, and the WEL bit will be updated in the STATUS register to a logic '1'. The device will power up in the Write Disable state (WEL = 0).

Figure 6-2. WREN Timing




6.3.2. Write Disable Instruction (WRDI)

To protect the device against inadvertent writes, the Write Disable (WRDI) instruction (opcode 04h) disables all programming modes by setting the WEL bit to a logic '0'. The WRDI instruction is independent of the status of the \overline{WP} pin.



Figure 6-3. WRDI Timing




6.4. Write STATUS Register (WRSR)

The Write STATUS Register (WRSR) instruction enables the SPI Host to change selected bits of the STATUS register. Before a WRSR instruction can be initiated, a WREN instruction must be executed to set the WEL bit to logic '1'. Upon completion of a WREN instruction, a WRSR instruction can be executed.

Note: The WRSR instruction has no effect on bit 6, bit 5, bit 4, bit 1 and bit 0 of the STATUS register. Only bit 7, bit 3 and bit 2 can be changed via the WRSR instruction. These modifiable bits are the Write-Protect Enable (WPEN) and Block Protect (BP1, BP0) bits. These three bits are nonvolatile bits that have the same properties and functions as regular EEPROM cells. Their values are retained while power is removed from the device.

The AT25128B/AT25256B will not respond to commands other than a RDSR after a WRSR instruction until the self-timed internal write cycle has completed. When the write cycle is completed, the WEL bit in the STATUS register is reset to logic '0'.

Figure 6-4. WRSR Waveform



Note:

1. This instruction initiates a self-timed internal write cycle (t_{WC}) on the rising edge of \overline{CS} after a valid sequence.



6.4.1. Block Write-Protect Function

The WRSR instruction allows the user to select one of four possible combinations as to how the memory array will be inhibited from writing by changing the Block Write-Protect bits (BP1, BP0). The four levels of array protection are:

- None of the memory array is protected
- Upper quarter (¼) address range is write-protected, meaning the highest order address bits are read-only
- Upper half (½) address range is write-protected, meaning the highest order address bits are read-only
- All of the memory array is write-protected, meaning all address bits are read-only

The Block Write Protection levels and corresponding STATUS register control bits are shown in Table 6-4.

Table 6-4. Block Write-Protect Bits

Lovel	STATUS Register Bits		Write-Protected/Read-Only Address Range			
Levei	BP1	BP0	AT25128B	AT25256B		
0	0	0	None	None		
1(1/4)	0	1	3000h-3FFFh	6000h-7FFFh		
2(1/2)	1	0	2000h-3FFFh	4000h-7FFFh		
3(All)	1	1	0000h-3FFFh	0000h-7FFFh		

6.4.2. Write-Protect Enable Function

The WRSR instruction allows the user to enable or disable the Write-Protect (WP) pin through the use of the Write-Protect Enable (WPEN) bit. When the WPEN bit is set to logic '0', the ability to write to the EEPROM array is dictated by the values of the Block Write-Protect (BP1, BP0) bits. The ability to write the STATUS register is controlled by the WEL bit. When the WPEN bit is set to logic '1', the STATUS register is read-only.

Hardware Write Protection is enabled when both the WP pin is low and the WPEN bit has been set to a logic '1'. When the device is Hardware Write-Protected, writes to the STATUS register, including the Block Write-Protect, WEL and WPEN bits and the sections in the memory array selected by the Block Write-Protect bits are disabled. When Hardware Write Protection is enabled, writes are only allowed to sections of the memory that are not block-protected.

Hardware Write Protection is disabled when either the \overline{WP} pin is high or the WPEN bit is a logic '0'. When Hardware Write Protection is disabled, writes are only allowed to sections of the memory that are not block-protected. Refer to Table 6-5 for additional information.

Note: When the WPEN bit is Hardware Write-Protected, it cannot be set back to a logic '0' as long as the WP pin is held low.

Table 6-5. WPEN Operation

WPEN	WP Pin	WEL	Protected Blocks	Unprotected Blocks	STATUS Register
0	x	0	Protected	Protected	Protected
0	х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable



7. Read Sequence


Reading the AT25128B/AT25256B via the SO pin requires the following sequence. After the \overline{CS} line is pulled low to select a device, the READ (03h) instruction is transmitted via the SI line, followed by the 16-bit address to be read. Refer to Table 7-1 for the AT25128B/AT25256B address bits.

Table 7-1. AT25128B/AT25256B Address Bits

Address	AT25128B	AT25256B
A _N	A ₁₃ -A ₀	A ₁₄ -A ₀
Don't Care Bits	A ₁₅ -A ₁₄	A ₁₅

Upon completion of the 16-bit address, any data on the SI line will be ignored. The data (D7-D0) at the specified address are then shifted out onto the SO line. If only one byte is to be read, the \overline{CS} line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented, and data will continue to be shifted out. When the highest-order address bit is reached, the address counter will roll over to the lowest-order address bit, allowing the entire memory to be read in one continuous read cycle regardless of the starting address.

Figure 7-1. Read Waveform





8. Write Sequence

In order to program the AT25128B/AT25256B, two separate instructions must be executed. First, the device *must be write enabled* via the Write Enable (WREN) instruction. Then, one of the two possible write sequences described in this section may be executed.

Note: If the device is not Write Enabled (WREN), it will ignore the WRITE instruction and will return to the Standby state when \overline{CS} is brought high. A new \overline{CS} assertion is required to re-initiate communication.

The address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction. Refer to Table 8-1 for the AT25128B/AT25256B address bits.


Table 8-1. AT25128B/AT25256B Address Bits

Address	AT25128B	AT25256B
A _N	A ₁₃ -A ₀	A ₁₄ -A ₀
Don't Care Bits	A ₁₅ -A ₁₄	A ₁₅

8.1. Byte Write

A byte write requires the following sequence and is depicted in Figure 8-1. After the \overline{CS} line is pulled low to select the device, the WRITE (02h) instruction is transmitted via the SI line, followed by the 16-bit address and the data (D7-D0) to be programmed. Programming will start after the \overline{CS} pin is brought high. The low-to-high transition of the \overline{CS} pin must occur during the SCK low time (Mode 0) and SCK high time (Mode 3) immediately after clocking in the D0 (LSB) data bit. The AT25128B/ AT25256B is automatically returned to the Write Disable state (STATUS register bit WEL = 0) at the completion of a write cycle.

Figure 8-1. Byte Write



Note:

1. This instruction initiates a self-timed internal write cycle (t_{WC}) on the rising edge of \overline{CS} after a valid sequence.


8.2. Page Write

A page write sequence allows up to 64 bytes to be written in the same write cycle, provided that all bytes are in the same row of the memory array. Partial page writes of fewer than 64 bytes are allowed. After each byte of data is received, the six lowest-order address bits are internally incremented following the receipt of each data byte. The higher-order address bits are not incremented and retain the memory array page location. If more bytes of data are transmitted than what will fit at the end of that memory row, the address counter will roll over to the beginning of the same row. Nevertheless, creating a rollover event should be avoided, as previously loaded data in



the page could become unintentionally altered. The AT25128B/AT25256B is automatically returned to the Write Disable state (WEL = 0) at the completion of a write cycle.

Figure 8-2. Page Write



Note:


1. This instruction initiates a self-timed internal write cycle (t_{WC}) on the rising edge of \overline{CS} after a valid sequence.

8.3. Polling Routine

A polling routine can be implemented to optimize time-sensitive applications that would prefer not to wait the fixed maximum write cycle time (t_{WC}). This method allows the application to know immediately when the write cycle has completed, enabling it to start a subsequent operation.

Once the internally-timed write cycle has started, a polling routine can be initiated. This involves repeatedly sending a Read STATUS Register (RDSR) instruction to determine if the device has completed its self-timed internal write cycle. If the \overline{RDY}/BSY bit (bit 0 of STATUS register) = 1, the write cycle is still in progress. If bit 0 = 0, the write cycle has ended. If the \overline{RDY}/BSY bit = 1, repeated RDSR commands can be executed until the \overline{RDY}/BSY bit = 0, signaling that the device is ready to execute a new instruction. Only the Read STATUS Register (RDSR) instruction is enabled during the write cycle.

Figure 8-3. Polling Flowchart






9. Packaging Information

9.1. Package Marking Information

AT25128B and AT25256B: Package Marking Information



Note 1: Odesignates pin 1


Note 2: Package drawings are not to scale

AT25128B	Truncation Code ###: 5DB	3
AT25256B	Truncation Code ###: 5EB	3
Date Codes		Voltages
Y = Year Code (last digit of calend YY = Year Code (last 2 digits of	• ,	% = Minimum Voltage L: 1.8V min
WW = Week Code (week of Jan	Atmel Truncation	
CO = Country of Origin	Device Grade H or U: Industrial Grade	AT: Atmel ATM: Atmel ATML: Atmel
Trace Code		-



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	1	1.75	
Molded Package Thickness	A2	1.25	1	-	
Standoff §	A1	0.10	1	0.25	
Overall Width E 6.00 BSC					
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	1	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Lead Bend Radius	R	0.07	ı	_	
Lead Bend Radius	R1	0.07	1	_	
Foot Angle	θ	0°	-	8°	
Mold Draft Angle	θ1	5°	-	15°	
Lead Angle	θ2	0°	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

 ${\tt BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2 $\,$



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


 ${\tt BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$


Microchip Technology Drawing C04-2057-SN Rev K



8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	ı	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	-
Overall Width	Е		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Overall Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.19	ı	0.30

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2



8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch		0.65 BSC		
Contact Pad Spacing	C		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		

Notes:


- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B



8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 1 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Number of Terminals	Z	8			
Pitch	е	0.50 BSC			
Overall Height	Α	0.50	0.55	0.60	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	А3	0.152 REF			
Overall Length	D	2.00 BSC			
Exposed Pad Length	D2	1.40	1.50	1.60	
Overall Width	Е	3.00 BSC			
Exposed Pad Width	E2	1.20	1.30	1.40	
Terminal Width	b	0.18	0.25	0.30	
Terminal Length	L	0.25	0.35	0.45	
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 2 of 2



8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	-
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.40
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:


- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev C



8-Ball Very-Thin Fine-Pitch Ball Grid Array (E9B) 2.35x3.73x1.0mm [VFBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21199 Rev A Sheet 1 of 2

8-Ball Very-Thin Fine-Pitch Ball Grid Array (E9B) 2.35x3.73x1.0mm [VFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Number of Terminals	N	8			
Pitch	е	0.75 BSC			
Overall Height	Α	0.81	0.91	1.00	
Ball Height	A1	0.15	0.20	0.25	
Mold Thickness	A2	0.40	0.45	0.50	
Substrate Thickness	A3	0.35 REF			
Overall Width	D	2.35 BSC			
Ball Array Width	D2	0.75 BSC			
Overall Length	Е	3.73 BSC			
Ball Array Length	E2	2.25 BSC			
Ball Diameter	b	0.25 0.30 0.35			

Notes:

- 1. The Pin 1 visual index feature may vary, but it must be located within the hatched area.
- 2. The package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21199 Rev A Sheet 2 of 2



8-Ball Very-Thin Fine-Pitch Ball Grid Array (E9B) 2.35x3.73x1.0mm [VFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.75 BSC	
Contact Pad Spacing	C1		0.80	
Contact Pad Spacing	C2		2.25	
Contact Pad Diameter (Xnn)	Х			0.30
Contact Pad to Contact Pad (Xnn)	G2	0.35		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, pleease refer to current industry standard IPC-7093.

Microchip Technology Drawing C04-23199 Rev A



10. Revision History

Revision B (May 2025)

Corrected clock numbers in Figure 7-1; minor editorial updates throughout the document.

Revision A (May 2019)

Updated to the Microchip template. Microchip DS20006193 replaces Atmel document 8698. Updated Part Marking Information. Added ESD rating. Removed lead finish designation. Added POR recommendations section. Updated trace code format in package markings. Updated section content throughout for clarification. Updated the SOIC, TSSOP, and UDFN package drawings to the Microchip equivalents.

Atmel Document 8698 Revision E (January 2015)

Added the UDFN Expanded Quantity Option and ordering information. Updated the 8MA2 package outline drawing.

Atmel Document 8698 Revision D (July 2014)

Updated part markings, 8MA2 and 8U2-1 package drawings, package 8A2 to 8X, template, logos, and disclaimer page. No change to functional specification.

Atmel Document 8698 Revision C (August 2011)

Updated 8A2 and 8S1 package drawings. Corrected page 13, Device Density from 156K to 256K. Corrected page 9, table headings. Corrected cross references on pages 7, 8, and 9.

Atmel Document 8698 Revision B (March 2010)

Updated Catalog Numbering Scheme. Updated Ordering Information and package types.


Atmel Document 8698 Revision A (December 2009)

Initial document release.



11. Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Examples:

Device	Package	Package Drawing Code	Package Option	Shipping Carrier Option	Device Grade
AT25128B-SSHL-B	SOIC	SN	SS	Bulk (Tubes)	
AT25128B-SSHL-T	SOIC	SN	SS	Tape and Reel	
AT25256B-SSHL-T	SOIC	SN	SS	Tape and Reel	
AT25128B-XHL-B	TSSOP	ST	Χ	Bulk (Tubes)	
AT25256B-XHL-T	TSSOP	ST	X	Tape and Reel	Industrial Temperature (-40°C to +85°C)
AT25128B-MAHL-E	UDFN	Q4B	MA	Tape and Reel	(40 € 10 .03 €)
AT25256B-MAHL-T	UDFN	Q4B	MA	Tape and Reel	
AT25256B-MAHL-E	UDFN	Q4B	MA	Tape and Reel	
AT25256B-CUL-T	VFBGA	E9B	С	Tape and Reel	



Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.

ISBN: 979-8-3371-1181-0

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
 Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.



Product Page Links

AT25128B, AT25256B

