

# UC2842AQ, UC2843AQ, UC2844AQ, UC2845AQ Current-mode PWM Controller

#### 1 Features

- Extended temperature performance of -40°C to
- Optimized for off-line and dc to dc converters
- Low start up current (<0.5mA)
- Trimmed oscillator discharge current
- Automatic feed forward compensation
- Pulse-by-pulse current limiting
- Enhanced load response characteristics
- Under-voltage lockout with hysteresis
- Double pulse suppression
- High current totem pole output
- Internally trimmed bandgap reference
- 500kHz operation
- Low ro error amp

# 2 Applications

- Switch mode power supplies (SMPS)
- DC-DC converters
- Power modules
- Industrial PSU
- Battery operated PSU

## 3 Description

The UC2842A/3A/4A/5A family of control ICs is a pin for pin compatible improved version of the UC2842/3/4/5 family. Providing the necessary features to control current mode switched mode power supplies, this family has the following improved features. Start up current is designed to be less than 0.5mA. Oscillator discharge is trimmed to 8.3mA. During under voltage lockout, the output stage can sink at least 10mA at less than 1.2V for V<sub>CC</sub> over 5V.

The difference between members of this family are shown in the table below.

#### **Package Information**


PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
UC2842A,	D (SOIC, 8)	4.90mm × 6.00mm
UC2843A, UC2844A, UC2845A	D (SOIC, 14)	8.65mm × 6.00mm

- For all available packages, see Section 11. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.


#### **Device Information**

PART NUMBER <sup>(1)</sup>	UVLO ON	UVLO OFF	MAXIMUM DUTY CYCLE
UC2842A	16V	10V	<100%
UC2843A	8.5V	7.9V	<100%
UC2844A	16V	10V	<50%
UC2845A	8.5V	7.9V	<50%

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Diagram** 





# **Table of Contents**

1 Features1	8 Application and Implementation1
2 Applications1	8.1 Application Information1
3 Description1	9 Device and Documentation Support13
4 Pin Configuration and Functions3	9.1 Receiving Notification of Documentation Updates13
5 Specifications5	9.2 Support Resources13
5.1 Absolute Maximum Ratings5	9.3 Trademarks13
5.2 ESD Ratings5	9.4 Electrostatic Discharge Caution13
5.3 Electrical Characteristics6	9.5 Glossary13
5.4 Typical Characteristics7	
6 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable
7 Detailed Description10	Information13
7.1 Functional Block Diagram10	



# **4 Pin Configuration and Functions**




Figure 4-1. D 8-Pin Package (Top View)

**Table 4-1. Pin Functions** 

PIN	PIN		DESCRIPTION		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
СОМР	1	0	utputs the low impedance 1-MHz internal error amplifier that is also the input to the peak urrent limit or PWM comparator, with an open-loop gain (AVOL) of 90 dB. This pin is apable of sinking a maximum of 6 mA and is not internally current limited.		
V <sub>FB</sub>	2	I	nput to the error amplifier that can be used to control the power converter voltage eedback loop for stability		
Isense	3	I	Input to the peak current limit, PWM comparator of the controllers. When used in conjunction with a current sense resistor, the error amplifier output voltage controls the power systems cycle-by-cycle peak current limit. The maximum peak current sense signal is internally clamped to 1 V. See the Functional Block Diagram		
R <sub>T</sub> /C <sub>T</sub>	4	I	nput to the internal oscillator that is programmed with an external timing resistor (RT) and timing capacitor (CT). See Oscillator for information on properly selecting these timing components. TI recommends using capacitance values from 470 pF to 4.7 nF. TI also ecommends that the timing resistor values chosen be from 5 k $\Omega$ to 100 k $\Omega$ .		
GND	5	GND	Controller signal ground.		
OUTPUT	6	0	Output of 1-A totem pole gate driver. This pin can sink and source up to 1 A of gate driver current. A gate driver resistor must be used to limit the gate driver current.		
Vcc	7	ı	Analog controller bias input that provides power to the device. Total VCC current is the sum of the quiescent VCC current and the average OUTPUT current. Knowing the switching frequency and the MOSFET gate charge, Qg, the average OUTPUT current can be calculated from: $ \begin{aligned} &\text{IOUTPUT} &= \text{Qg} \times \text{fSW} \\ &\text{A bypass capacitor, typically 0.1 } \mu\text{F, connected directly to GROUND with minimal trace} \\ &\text{length, is required on this pin. An additional bypass capacitor at least 10 times greater than the gate capacitance of the main switching FET used in the design is also required on VCC.} \end{aligned} $		
V <sub>REF</sub>	8	0	Bias input to the gate driver. This pin must have a biasing capacitor that is at least 10 times greater than the gate capacitance of the main switching FET used in the design.		






Figure 4-2. D 14-Pin Package (Top View)

**Table 4-2. Pin Functions** 

PIN NAME NO.		TYPE(1)	DESCRIPTION		
		ITPE	JESCRIF HON		
COMP	1	I/O	Error amplifier compensation pin		
NC	2	-	Do not connect		
VFB	3	I	Error amplifier input		
NC	4	-	Do not connect		
ISENSE	5	I	Current sense comparator input		
NC	6	-	Do not connect		
RT/CT	7	I/O	Oscillator RC input		
PWR GND	8	GND	Output PWM ground terminal		
GND	9	GND	Device power supply ground terminal		
OUTPUT	10	0	PWM Output		
Vs	11	-	Output PWM positive voltage supply		
V <sub>CC</sub>	12	-	Device positive voltage supply		
NC	13	-	Do not connect		
V <sub>REF</sub>	14	0	Oscillator voltage reference		

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, GND = Ground.



# 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

	MIN	MAX	UNIT
V <sub>CC</sub> voltage (low impedance source)		30	V
V <sub>CC</sub> voltage (I <sub>CC</sub> mA)	self limiting		•
Output current I <sub>O</sub>		±1	A
Output energy (capacitive load)		5	μJ
Analog Inputs (pins 3, 5)	-0.3	6.3	V
Error Amp Output Sink current		10	mA
Power Dissipation at T <sub>A</sub> < +25°C (D package)		1	W
Package thermal impedance: D (8-pin) package $\theta_{JA}$ (see $^{(3)}$ ):	Typical 117.4	1	°C/W
Storage temperature range T <sub>stg</sub>	-65	150	°C
Lead temperature soldering 1.6 mm (1/16 inch) from case for 10 seconds		300	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals.
- (3) Long term high-temperature storage and/or extended use at maximum recommended operating conditions can result in a reduction of overall device life. See <a href="http://www.ti.com/ep">http://www.ti.com/ep</a> quality for additional information on enhanced plastic packaging.

#### 5.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	, <b>'</b>

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **5.3 Electrical Characteristics**

 $T_A = -40^{\circ}\text{C}$  to 125°C,  $V_{CC} = 15 \text{ V}$  ((1)),  $R_T = 10 \text{ k}\Omega$ ,  $C_T = 3.3 \text{ nF}$ , and  $T_A = T_J$  (unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Reference Section					
Output voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$	4.95	5.0	5.05	V
Line regulation voltage	V <sub>IN</sub> = 12 V to 25 V		6	20	mV
Load regulation voltage	I <sub>O</sub> = 1 mA to 20 mA		6	25	mV
Temperature stability	See Notes 2 and 3		0.2	0.4	mV/°C
Total output variation voltage	Line, Load, Temp.	4.9		5.1	V
Output noise voltage	f = 10 Hz to 10 kHz, <sup>(2)</sup> T <sub>J</sub> = 25 C		50		μV
Long term stability	1000 hours, <sup>(2)</sup> T <sub>A</sub> =125°C		5	25	mV
Output short-circuit current		-30	-100	-180	mA
Oscillator Section					
Initial accuracy	See <sup>(4)</sup> T <sub>J</sub> = 25 C	47	52	57	kHz
Voltage stability	V <sub>CC</sub> = 12 V to 25 V		0.2	1	%
Temperature stability	T <sub>A</sub> = MIN to MAX, <sup>(2)</sup>		5		%
Amplitude peak-to-peak	V pin 7, <sup>(2)</sup>		1.7		V
D' I	T <sub>J</sub> = 25 C	7.8	8.3	8.8	
Discharge current	V pin 7 = 2 V, <sup>(3)</sup> T <sub>J</sub> = Full range	7.5		8.8	mA
Error Amplifier Section		1			
Input voltage	COMP = 2.5 V	2.45	2.5	2.55	V
Input bias current			-0.3	-1	μA
Open loop voltage gain (A <sub>VOL</sub> )	V <sub>O</sub> = 2 V to 4 V	65	90		dB
Unity gain bandwidth	$T_{J} = 25^{\circ}C^{(2)}$	0.7	1		MHz
PSRR	V <sub>CC</sub> = 12 V to 25 V	60	70		dB
Output sink current	FB = 2.7 V, COMP = 1.1 V	2	6		mA
Output source current	FB = 2.3 V, COMP = 5 V	-0.5	-0.8		mA
VOUT high	FB = 2.3 V, $R_L$ = 15 k $\Omega$ to GND	5	6		V
VOUT low	FB = 2.7 V, $R_L$ = 15 k $\Omega$ to $V_{REF}$		0.7	1.1	V
Current Sense Section					
Gain	(3) and (4)	2.85	3	3.15	V/V
Maximum input signal	COMP = 5 V, (3)	0.9	1	1.1	V
PSRR	V <sub>CC</sub> = 12 V to 25 V, <sup>(3)</sup>		70		dB
Input bias current			—2	—10	μA
Delay to output	I <sub>SENSE</sub> = 0 V to 2 V, <sup>(2)</sup>		150	300	ns
Output Section (OUT)					
Low-level output voltage	I <sub>OUT</sub> = 20 mA		0.1	0.4	
	I <sub>OUT</sub> = 200 mA		1.5	2.2	V
High-level output voltage	I <sub>OUT</sub> = -20 mA	13	13.5		
	I <sub>OUT</sub> = -200 mA	12	13.5		V
Rise time	C <sub>L</sub> = 1 nF, <sup>(2)</sup> T <sub>J</sub> = 25 C 25		150	ns	
Fall time	C <sub>L</sub> = 1 nF, <sup>(2)</sup> T <sub>J</sub> = 25 C			150	ns
UVLO saturation	V <sub>CC</sub> = 5 V, I <sub>OUT</sub> = 10 mA		0.7	1.2	V
Undervoltage Lockout Section					
Start threshold	UC2842A, UC2844A	15	16	17	
	UC2843A, UC2845A	7.8	8.4	9	V




 $\underline{T_{A}} = -40^{\circ}C \text{ to } 125^{\circ}C, \ V_{CC} = 15 \ V \ (^{(1)}), \ R_{T} = 10 \ k\Omega, \ C_{T} = 3.3 \ nF, \ and \ T_{A} = T_{J} \ (unless otherwise stated)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Minimum operation voltage after turn on	UC2842A, UC2844A	9	10	11	V
	UC2843A, UC2845A	7	7.6	8.2	V
PWM Section					
Maximum duty cycle	UC2842A, UC2843A	92	96	100	%
	UC2844A, UC2845A	46	48	50	70
Minimum duty cycle				0	%
Total Standby Current					
Start-up current			0.3	0.5	mA
Operating supply current	FB = 0 V, SENSE = 0 V		11	17	mA
V <sub>CC</sub> internal Zener voltage	ICC = 25 mA	30	39		V

- (1) Adjust  $V_{CC}$  above the start threshold before setting at 15 V.
- (2) Not production tested.
- (3) Parameter measured at trip point of latch with  $V_{FB}$  at 0 V.
- (4) Gain is defined by:  $A = \frac{\Delta V_{COMP}}{\Delta V_{SENSE}}$ , 0 v VSENSE v 0.8 V.

# **5.4 Typical Characteristics**








Figure 5-2. Maximum Duty vs Timing Resistance



## **6 Parameter Measurement Information**

Error Amp can source and sink up to 0.5 mA, and sink up to 2 mA.




Figure 6-1. Error Amp Configuration





Figure 6-2. Under Voltage Lockout





#### Peak Current (Is) is Determined By The Formula:

$$Ismax' \frac{1.0V}{RS}$$

A small RC filter may be required to supress switch transients.

Figure 6-3. Current Sense Circuit




Figure 6-4. Output Saturation Characteristics





Figure 6-5. Error Amplifier Open-Loop Frequency Response



# 7 Detailed Description

# 7.1 Functional Block Diagram



Note

A = DIL-8 Pin Number. B = SO-14 Pin Number.

Toggle flip flop used only in 2844A and 2845A.



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information




Figure 8-1. Oscillator




Figure 8-2. Open-Loop Laboratory Text Fixture

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors must be connected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.






Figure 8-3. Slope Compression

A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%. Note that capacitor, C, forms a filter with R2 to suppress the leading edge switch spikes.




Figure 8-4. Off-Line Flyback Regulator

1. Input Voltage: 95 VAC to 130 VAC (50Hz/60Hz)

2. Line Isolation: 3750V

3. Switching Frequency 40 kHz

4. Efficiency, Full Load: 70%

5. Output Voltage:

a. +5V, ±5%; 1A to 4A Load

b. +12V, ±3%; 0.1A to 0.3A Load Ripple voltage: 100 mV P-P Max

c. -12V, ±3%; 0.1A to 0.3A Load Ripple voltage: 100 mV P-P Max



## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (April 2003) to Revision A (October 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed in Absolute Maximum ratings: Lead temperature soldering, 10s from 260°C to 300°C	
•	Added ESD Ratings table, HBM = ±2000V; CDM = ±1500V	5
•	Changed in Electrical Characteristics table, OUTPUT SECTION: Rise and fall time, typical value from 50 25ns	
•	Changed in Electrical Char. table, PWM SECTION: maximum duty cycle of UC2842/3A, minimum value	
	94% to 92%	6
•	Changed in Electrical Char. table, PWM SECTION: maximum duty cycle of UC2844/5A, minimum value 47% to 46%	
•	Changed Electrical Char. table, TOTAL STANDBY CURRENT, VCC Zener voltage, typical value from 34' 39V	
•	Added Typical Characteristics section	
•	Updated the Frequency vs Rt and Maximum Duty Cycle vs Rt graphs in the Typical Characteristics section	

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

23-May-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
UC2842AQD8	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	(2842AQ, UC2842AQ)
UC2842AQD8R	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ, UC2842AQ)
UC2842AQD8R.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ, UC2842AQ
UC2842AQDR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ, UC2842AQ)
UC2842AQDR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ, UC2842AQ)
UC2843AQD8	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ, UC2843AQ
UC2843AQD8.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ, UC2843AQ
UC2843AQD8R	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ, UC2843AQ
UC2843AQD8R.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ, UC2843AC
UC2843AQDR	Obsolete	Production	SOIC (D)   14		-	Call TI	Call TI	-40 to 125	(2843AQ, UC2843AC
UC2845AQD8	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	(2845AQ, UC2845AQ
UC2845AQD8R	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ, UC2845AQ
UC2845AQD8R.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ, UC2845AC
UC2845AQDR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ, UC2845AQ
UC2845AQDR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ, UC2845AC

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



## PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-May-2025

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2842AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2842AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2842AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2843AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2845AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2842AQD8R	SOIC	D	8	2500	356.0	356.0	35.0
UC2842AQDR	SOIC	D	14	2500	353.0	353.0	32.0
UC2842AQDR	SOIC	D	14	2500	356.0	356.0	35.0
UC2843AQD8R	SOIC	D	8	2500	356.0	356.0	35.0
UC2845AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2845AQD8R	SOIC	D	8	2500	356.0	356.0	35.0
UC2845AQDR	SOIC	D	14	2500	353.0	353.0	32.0
UC2845AQDR	SOIC	D	14	2500	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UC2843AQD8	D	SOIC	8	75	506.6	8	3940	4.32
UC2843AQD8.A	D	SOIC	8	75	506.6	8	3940	4.32





#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated