











SN54LV74A, SN74LV74A

SCLS381M - AUGUST 1997 - REVISED MARCH 2015

SNx4LV74A Dual Positive-Edge-Triggered D-Type Flip-Flops

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Maximum t_{pd} of 8.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 500-V Charged-Device Model (C101)

2 Applications

- Programmable Logic Controller (PLC)
- · DCS and PAC: Analog Input Module
- AV Receiver
- Server PSU
- STB, DVR, and Streaming Media (Withdraw)
- Server Motherboard

3 Description

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V $V_{\rm CC}$ operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (14)	3.50 mm × 3.50 mm
	SOIC (14)	8.65 mm × 3.91 mm
SN74LV74A	SOP (14)	10.30 mm × 5.30 mm
	SSOP (14)	6.20 mm × 5.30 mm
	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram, Each Flip-Flop (Positive Logic)






Table of Contents

1	Features 1	7	Parameter Measurement Information	9
2	Applications 1	8	Detailed Description	10
3	Description 1		8.1 Overview	
4	Revision History2		8.2 Functional Block Diagram	10
5	Pin Configuration and Functions3		8.3 Feature Description	10
6	Specifications4		8.4 Device Functional Modes	11
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	12
	6.2 ESD Ratings		9.1 Application Information	12
	6.3 Recommended Operating Conditions		9.2 Typical Application	12
	6.4 Electrical Characteristics	10	Power Supply Recommendations	14
	6.5 Switching Characteristics: V _{CC} = 2.5 V ± 0.2 V 6	11	Layout	14
	6.6 Switching Characteristics: V _{CC} = 3.3 V ± 0.3 V 6		11.1 Layout Guidelines	
	6.7 Switching Characteristics: V _{CC} = 5 V ± 0.5 V 6		11.2 Layout Example	14
	6.8 Timing Requirements: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$	12	Device and Documentation Support	
	6.9 Timing Requirements: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$		12.1 Documentation Support	
	6.10 Timing Requirements: V _{CC} = 5 V ± 0.5 V		12.2 Trademarks	
	6.11 Noise Characteristics 7		12.3 Electrostatic Discharge Caution	15
	6.12 Operating Characteristics		12.4 Glossary	15
	6.13 Typical Characteristics 8	13	Mechanical, Packaging, and Orderable Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision L (April 2005) to Revision M

Page




5 Pin Configuration and Functions

D, DGV, NS, or PW Package 14-PIN SOIC, SOP, SSOP, or TSSOP Top View



RGY Package 14-PIN VQFN Top View



Pin Functions

PIN			
NO.	NAME	I/O	DESCRIPTION
1	1CLR	1	1 clear
2	1D	I	1D input
3	1CLK	I	1 clock
4	1PRE	I	1 preset
5	1Q	0	1Q output
6	1Q	0	1Q output
7	GND	_	GND
8	2Q	0	2Q output
9	2Q	0	2Q output
10	2PRE	I	2 preset
11	2CLK	I	2 clock
12	2D	1	2D input
13	2CLR	1	2 clear
14	Vcc	_	Supply voltage input



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Voltage applied to any output in the hig	h-impedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GN		±50	mA	
		D package ⁽⁴⁾		86	
		DB package ⁽⁴⁾		96	
0	Declare the world inspectors	DGV package ⁽⁴⁾		127	900
θ_{JA}	Package thermal impedance	NS package ⁽⁴⁾		76	°C/W
		PW package ⁽⁴⁾		113	
		RGY package (5)		47	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.
- 4) The package thermal impedance is calculated in accordance with JESD 51-7.
- (5) The package thermal impedance is calculated in accordance with JESD 51-5.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LV	74A ⁽²⁾	SN74L	V74A		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5					
.,	High lavel innet caltage	V _{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		١,,	
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		$V_{CC} \times 0.7$			
		V _{CC} = 2 V		0.5		0.5		
.,	Law lawal input valtage	V _{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V_{CC}	0	V_{CC}	V	
		V _{CC} = 2 V		-50		-50	μA	
	Lligh lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		-2		-2		
I _{OH}	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12		
		V _{CC} = 2 V		50		50	μA	
	Law lawal autout automat	V _{CC} = 2.3 V to 2.7 V		2		2		
I _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	1	
T _A	Operating free-air temperature	•	-55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	SN54	LV74A	(1)	SN74LV74A -40°C to 85°C				74LV74A C to 125°C		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.			V _{CC} -0.1			
V _{OH}	I _{OH} = -2 mA	2.3 V	2			2			2			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			2.48			
	I _{OH} = -12 mA	4.5 V	3.8			3.8			3.8			
	I _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1			0.1	
V	I _{OL} = 2 mA	2.3 V			0.4			0.4			0.4	V
V _{OL}	I _{OL} = 6 mA	3 V			0.44			0.44			0.44	V
	I _{OL} = 12 mA	4.5 V			0.55			0.55			0.55	
I	V _I = 5.5 V or GND	0 to 5.5 V			±1			±1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20			20	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0			5			5			5	μΑ
C		3.3 V		2			2			2		n.E
C _i	$V_I = V_{CC}$ or GND	5 V		2			2			2		pF

⁽¹⁾ Product Preview

⁽²⁾ Product Preview



6.5 Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO (INPUT)		LOAD CAPACITANCE	T _A = 25°C			SN54LV74A ⁽¹⁾		SN74LV74A -40°C to 85°C		SN74LV74A -40°C to 125°C		UNIT
	(1141 01)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
•			$C_L = 15 pF$	50 ⁽²⁾	100 ⁽²⁾		40 ⁽²⁾		40		40		MHz
T _{max}			$C_L = 50 pF$	30	70		25		25		25		IVITIZ
	PRE or CLR	Q or Q	0 45 -5		9.8 ⁽²⁾	14.8 ⁽²⁾	1 ⁽²⁾	17 ⁽²⁾	1	17	1	18	
t _{pd}	CLK	QorQ	$C_L = 15 pF$		11.1 ⁽²⁾	16.4 ⁽²⁾	1 ⁽²⁾	19 ⁽²⁾	1	19	1	20	ns
	PRE or CLR Q or Q	0 50 5		13	17.4	1	20	1	20	1	21		
t _{pd}	CLK	Q OF Q	$C_L = 50 \text{ pF}$		14.2	20	1	23	1	23	1	24	ns

¹⁾ Product Preview

6.6 Switching Characteristics: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO		-	T _A = 25°C			SN54LV74A ⁽¹⁾		SN74LV74A -40°C to 85°C		SN74LV74A -40°C to 125°C		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	80 ⁽²⁾	140 ⁽²⁾		70 ⁽²⁾		70		70		MHz
Imax	max		C _L = 50 pF	50	90		45		45		45		IVITZ
	PRE or CLR	Q or Q	0 45 25		6.9 ⁽²⁾	12.3 ⁽²⁾	1 (2)	14.5 ⁽²⁾	1	14.5	1	15.5	
t _{pd}	CLK	QUQ	C _L = 15 pF		7.9 ⁽²⁾	11.9 ⁽²⁾	1 (2)	14 ⁽²⁾	1	14	1	15	ns
	PRE or CLR	\overline{Q} or \overline{Q} $C_1 = 50 \text{ pF}$	C 50 7 5		9.2	15.8	1	18	1	18	1	19	
t _{pd}	CLK	QUQ	$C_L = 50 \text{ pF}$		10.2	15.4	1	17.5	1	17.5	1	18.5	ns

¹⁾ Product Preview

6.7 Switching Characteristics: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO (INPUT)			T _A = 25°C			SN54LV74A ⁽¹⁾		SN74LV74A -40°C to 85°C		SN74LV74A -40°C to 125°C		
	(INPUT)	(001F01)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			$C_L = 15 pF$	130 ⁽²⁾	180 ⁽²⁾		110 ⁽²⁾		110		110		MHz
f _{max}			$C_L = 50 pF$	90	140		75		75		75		IVITZ
	PRE or CLR	Q or Q	0 45 -5		5 ⁽²⁾	7.7 ⁽²⁾	1 ⁽²⁾	9(2)	1	9	1	10	
t _{pd}	CLK	Q or Q	$C_L = 15 pF$		5.6 ⁽²⁾	7.3(2)	1 ⁽²⁾	8.5 ⁽²⁾	1	8.5	1	9.5	ns
	PRE or CLR	Q or Q	0 50-5		6.6	9.7	1	11	1	11	1	12	
t _{pd}	CLK	עטוע	$C_L = 50 \text{ pF}$		7.2	9.3	1	10.5	1	10.5	1	11.5	ns

Product Preview

6.8 Timing Requirements: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 3)

			T _A = 2	5°C	SN54LV	74A ⁽¹⁾	SN74L\ -40°C to		SN74LV74 -40°C to 12		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	PRE or CLR low	8		9		9		9		no
ı _w	ruise duration	CLK	8		9		9		9		ns
	Setup time before CLK↑	Data	8		9		9		9		no
t _{su}	Setup time before CLK	PRE or CLR inactive	7		7		7		7		ns
t _h	h Hold time, data after CLK↑		0.5		0.5		0.5		0.5		ns

⁽¹⁾ Product Preview

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.9 Timing Requirements: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 3)

			T _A = 25°C SN54			SN54LV74A ⁽¹⁾ SN74LV74A -40°C to 85°C			SN74LV74A -40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	PRE or CLR low	6		7		7		7		
ı _w	Pulse duration	CLK	6		7		7		7		ns
	Octor times hefere OLIVA	Data	6		7		7		7		
t _{su}	Setup time before CLK↑	PRE or CLR inactive	5		5		5		5		ns
t _h	h Hold time, data after CLK↑		0.5		0.5		0.5		0.5		ns

⁽¹⁾ Product Preview

6.10 Timing Requirements: $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 3)

		, ,	<u> </u>	00		١ .			, (,	
			T _A = 2	5°C	SN54LV	74A ⁽¹⁾	SN74LV -40°C to		SN74LV7 -40°C to 1		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	4 Dulas duration	PRE or CLR low	5		5		5		5		
ı _w	Pulse duration	CLK	5		5		5		5		ns
	Satura tima hafara CLKA	Data	5		5		5		5		no
t _{su}	Setup time before CLK↑	PRE or CLR inactive	3		3		3		3		ns
t _h	Hold time, data after CLK↑		0.5		0.5		0.5		0.5		ns

⁽¹⁾ Product Preview

6.11 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN	LINUT		
	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.1	8.0	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		0	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}		3.2		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

⁽¹⁾ Characteristics are for surface-mount packages only.


6.12 Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	NDITIONS	V _{CC}	TYP	UNIT
	Danier dissination consistence	0 50 - 5	f 40 MH I-	3.3 V	21	pF
Cpd	Power dissipation capacitance	$C_L = 50 pF$	f = 10 MHz	5 V	23	




6.13 Typical Characteristics







7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V V_{CC} operation.

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) inputs sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. The state of the output upon power-up is not known until the first valid clock edge has occurred while V_{CC} is within *Recommended Operating Conditions*.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram




Figure 4. Logic Diagram, Each Flip-Flop (Positive Logic)

8.3 Feature Description

The device's wide operating range allows it to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.



8.4 Device Functional Modes

Table 1. Function Table

	ı	OUTPUTS			
PRE	CLR	CLK	D	Q	Q
L	Н	Χ	Χ	Н	L
Н	L	Χ	Χ	L	Н
L	L	Χ	Χ	H ⁽¹⁾	H ⁽¹⁾
Н	Н	↑	Н	Н	L
Н	Н	↑	L	L	Н
Н	Н	L	Х	Q_0	\overline{Q}_0

(1) This configuration is nonstable; that is, it does not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV74A is a Low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid V_{CC} making it Ideal for down translation.

9.2 Typical Application




Figure 5. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.



Typical Application (continued)

9.2.2 Detailed Design Procedure

- · Recommended input conditions:
 - Specified High and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

9.2.3 Application Curves




Figure 6. Switching Characteristics Comparison



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

11.2 Layout Example




Figure 7. Layout Recommendation



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

7-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LV74AD	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 125	LV74A
SN74LV74ADBR	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ADBR.A	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ADGVR	Active	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ADGVR.A	Active	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ADR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ADR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ANSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV74A
SN74LV74ANSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV74A
SN74LV74APW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	LV74A
SN74LV74APWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74APWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74APWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74APWRG4.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74APWT	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	LV74A
SN74LV74ARGYR	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ARGYR.A	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A
SN74LV74ARGYRG4.A	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Jun-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV74A:

Automotive: SN74LV74A-Q1

Enhanced Product : SN74LV74A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV74ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV74ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV74ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV74ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV74ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV74APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV74APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV74ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 6-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV74ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV74ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV74ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV74ADR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LV74ANSR	SOP	NS	14	2000	367.0	367.0	38.0
SN74LV74APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV74APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV74ARGYR	VQFN	RGY	14	3000	360.0	360.0	36.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated