



FEATURES

- Member of the Texas Instruments Widebus™
 Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DESCRIPTION

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16827 is characterized for operation from -40°C to 85°C.

DGG OR DL PACKAGE (TOP VIEW)

			1
1 <u>0E1</u> [1	56	1 0E 2
1Y1[2	55] 1A1
1Y2[3	54] 1A2
GND[4	53	GND
1Y3[5	52] 1A3
1Y4[6	51] 1A4
V _{CC} [7	50] v _{cc}
1Y5	8	49] 1A5
1Y6[9	48	1A6
1Y7[10	47] 1A7
GND[11	46	GND
1Y8[12	45	1A8
1Y9[13	44	1A9
1Y10[14	43] 1A10
2Y1[15	42] 2A1
2Y2[16	41] 2A2
2Y3	17	40] 2A3
GND[18	39	GND
2Y4[19	38] 2A4
2Y5[20	37	2A5
2Y6	21	36	2A6
V _{CC} [22	35] v _{cc}
2Y7[23	34	2A7
2Y8[24	33	2A8
GND	25	32	GND
2Y9	26	31	2A9
2Y10	27	30	2A10
2 0E1 [28	29	2 0E 2

FUNCTION TABLE (each 10-bit section)


	INPUTS	OUTPUT	
OE1	OE2	Α	Υ
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
X	Н	Χ	Z

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus, EPIC are trademarks of Texas Instruments.





(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)





SN74ALVCH16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V _{CC}	Supply voltage range			-0.5	4.6	V	
VI	Input voltage range ⁽²⁾			-0.5	4.6	V	
Vo	Output voltage range ⁽²⁾⁽³⁾						
I _{IK}	Input clamp current	V _I < 0			-50	mA	
I _{OK}	Output clamp current	V _O < 0			-50	mA	
Io	Continuous output current				±50	mA	
	Continuous current through each V _{C0}	or GND			±100	mA	
0	Dealto so thermal impedance (4)	DGG package			81	°C/W	
θ_{JA}	Package thermal impedance (4)	DL package			74	C/VV	
T _{stg}	Storage temperature range			-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		1.65	3.6	V		
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V		
		V _{CC} = 2.7 V to 3.6 V	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8			
VI	Input voltage		0	V _{CC}	V		
Vo	Output voltage		0	V _{CC}	V		
		V _{CC} = 1.65 V		-4			
	High-level output current	V _{CC} = 2.3 V		-12	mA		
I _{OH}		V _{CC} = 2.7 V		-12	MA		
		V _{CC} = 3 V		-24			
		V _{CC} = 1.65 V		4			
	Lava lavad autout aussaut	V _{CC} = 2.3 V		12	1		
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA		
		V _{CC} = 3 V		24			
Δt/Δν	Input transition rise or fall rate	,		10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51.

SCES041D-JULY 1995-REVISED SEPTEMBER 2004



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1)	MAX	UNIT	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	I _{OH} = -4 mA	1.65 V	1.2			
	$I_{OH} = -6 \text{ mA}$	2.3 V	2			
V _{OH}		2.3 V	1.7		V	
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2			
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2		
	I _{OL} = 4 mA	1.65 V		0.45		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _{OL} = 6 mA	2.3 V		0.4	V	
V _{OL}	1 40 1	2.3 V		0.7	V	
	I _{OL} = 12 mA	2.7 V		0.4		
	I _{OL} = 24 mA	3 V		0.55		
I _I	$V_{I} = V_{CC}$ or GND	3.6 V		±5	μΑ	
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V _I = 0.7 V	2.3 V	45			
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μΑ	
	V _I = 0.8 V	3 V	75			
	V _I = 2 V	3 V	-75			
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V		±500		
I _{OZ}	$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ	
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ	
ΔI_{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μΑ	
Control inputs	V – V or CND	221/	3.5		nE	
C _i Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V	6		pF	
C _o Outputs	$V_O = V_{CC}$ or GND	3.3 V	7.5		pF	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V		UNIT	
	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	Α	Y	(1)	1	4.1		3.9	1	3.4	ns	
t _{en}	ŌĒ	Y	(1)	1	6		5.7	1	4.7	ns	
t _{dis}	ŌĒ	Y	(1)	1.2	5.6		4.9	1.3	4.5	ns	

⁽¹⁾ This information was not available at the time of publication.

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.





SN74ALVCH16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

PARAMET	TEST Co	ONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT		
. Power dissipation	Outputs enabled	C 50 pF	f = 10 MHz	(1)	16	18	ړ	
^{'pd} capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	I = IU IVIMZ	(1)	4	6	p⊦	

⁽¹⁾ This information was not available at the time of publication.



PARAMETER MEASUREMENT INFORMATION $V_{cc} = 1.8 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 Ω , t_{f} \leq 2 ns, t_{f} \leq 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PL7} and t_{PH7} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{\rm CC}$ = 2.5 V \pm 0.2 V




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PL7} and t_{PH7} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74ALVCH16827DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827
SN74ALVCH16827DGGR.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827
SN74ALVCH16827DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827
SN74ALVCH16827DL.B	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16827DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALVCH16827DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH16827DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ALVCH16827DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated