
2-V to 6-V Operation F PACKAGE (TOP VIEW)

- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive-Edge Clocking
- Balanced Propagation Delay and Transition Times
- High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5 V
- Packaged in Ceramic (F) DIP Package and Also Available in Chip Form (H)



description

The CD54HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each decoded output normally is low and sequentially goes high on the low-to-high transition of the clock (CP) input. Each output stays high for one clock period of the ten-clock-period cycle. The terminal count (TC) output transitions low to high after output ten (9) goes low, and can be used in conjunction with the clock enable (CE) input to cascade several stages. $\overline{\text{CE}}$ disables counting when in the high state. The master reset (MR) input, when taken high, sets all the decoded outputs, except 0, to low.

The CD54HC4017 is characterized for operation over the full military temperature range of -55°C to 125°C.

FUNCTION TABLE

| | INPUTS | | OUTPUT STATET |
|--------------|--------------|----|--------------------|
| СР | CE | MR | OUIPUI SIAIEI |
| L | Х | L | No change |
| Х | Н | L | No change |
| Х | Х | Н | 0 = H 1–9 = L |
| 1 | L | L | Increments counter |
| \downarrow | X | L | No change |
| Х | \uparrow | L | No change |
| Н | \downarrow | L | Increments counter |


† If n < 5, TC = H; otherwise, TC = L.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)





SGDS011 - MAY 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|---|----------------|
| Input clamp current, I_{IK} ($V_I < 0 \text{ V or } V_I > V_{CC}$) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 V or V _O > V _{CC}) | ±20 mA |
| Continuous output current, each output pin, I_O ($V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V) | ±25 mA |
| V _{CC} or ground current, I _{CC} | ±50 mA |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating (see Note 1)

| | | | MIN | MAX | UNIT | |
|----------------|---------------------------------------|--------------------------|------|------|------|--|
| Vcc | Supply voltage | | 2 | 6 | V | |
| | V _{CC} : | | 1.5 | | | |
| VIH | High-level input voltage | $V_{CC} = 4.5 \text{ V}$ | 3.15 | | V | |
| | | V _{CC} = 6 V | 4.2 | | | |
| | V _{CC} = 2 V | | 0 | 0.5 | | |
| VIL | Low-level input voltage | V _{CC} = 4.5 V | 0 | 1.35 | V | |
| | | V _C C = 6 V | 0 | 1.8 | | |
| ٧ı | Input voltage | | 0 | VCC | V | |
| Vo | Output voltage | | 0 | VCC | V | |
| | | V _{CC} = 2 V | 0 | 1000 | | |
| t _t | Input transition (rise and fall) time | $V_{CC} = 4.5 \text{ V}$ | 0 | 500 |) ns | |
| | | V _C C = 6 V | 0 | 400 | | |
| TA | Operating free-air temperature | | -55 | 125 | °C | |

NOTE 1: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | ARAMETER | TEST CONDITIONS | | Voc | T _A = 25°C | | MIN MAX | | UNIT |
|-----|-------------|--|-----------------------------|------------|-----------------------|------|------------|------|------|
| | ARAMETER | IEST | CONDITIONS | VCC | MIN MAX | | IVIIIVI IV | VIAA | UNIT |
| | | | | 2 V | 1.9 | | 1.9 | | |
| | CMOS loads | $V_I = V_{IH}$ or V_{IL} , | $I_{OH} = -0.02 \text{ mA}$ | 4.5 V | 4.4 | | 4.4 | | |
| Vон | | | | 6 V | 5.9 | | 5.9 | | V |
| | TTL loads | VI = VIH or VIL | I _{OH} = -4 mA | 4.5 V | 3.98 | | 3.7 | | |
| | TTL loads | | I _{OH} = -5.2 mA | 6 V | 5.48 | | 5.2 | | |
| | CMOS loads | VI = VIH or VIL, | | 2 V | | 0.1 | | 0.1 | |
| | | | $I_{OL} = 0.02 \text{ mA}$ | 4.5 V | | 0.1 | | 0.1 | |
| VOL | | | | 6 V | | 0.1 | | 0.1 | V |
| | TTL loads | \\.\.\\.\.\\.\\.\\\.\\\\\\\\\\\\\\\\\\ | I _{OL} = 4 mA | 4.5 V | | 0.26 | | 0.4 | |
| | I I L loads | $V_I = V_{IH}$ or V_{IL} | I _{OL} = 5.2 mA | 6 V | | 0.26 | | 0.4 | |
| lį | | $V_I = V_{CC}$ or 0 | | 6 V | | ±100 | ±1 | 1000 | nA |
| ICC | | $V_I = V_{CC} \text{ or } 0,$ | I _O = 0 | 6 V | | 8 | | 160 | μΑ |
| Ci | | | | 2 V to 6 V | | 10 | | 10 | pF |



CD54HC4017 DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS

SGDS011 - MAY 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | Voc | T _A = 2 | 25°C | MIN MAX | | UNIT | |
|------------------|--|-----|--------------------|------|---------|---------|------|------|
| | FARAMETER | | vcc | MIN | MAX | IVIIIVI | WAX | UNII |
| | | | 2 V | | 6 | | 4 | |
| fclock | f _{Clock} Maximum clock frequency | | | | 30 | | 20 | MHz |
| | | | | | 35 | | 23 | |
| | | | 2 V | 80 | | 120 | | |
| t _W | | | 4.5 V | 16 | | 24 | | . |
| | Pulse duration | | 6 V | 14 | | 20 | | ns |
| | | | 2 V | 80 | | 120 | | |
| | | MR | 4.5 V | 16 | | 24 | | |
| | | | 6 V | 14 | | 20 | | |
| | | | 2 V | 75 | | 110 | | |
| t _{su} | Setup time, CE to CP | | 4.5 V | 15 | | 22 | | ns |
| | | | 6 V | 13 | | 19 | | |
| | | | 2 V | 0 | | 0 | | |
| t _h | Hold time, CE to CP | | 4.5 V | 0 | | 0 | | ns |
| | | | | 0 | | 0 | | . |
| | | | 2 V | 5 | | 5 | | |
| t _{rem} | Removal time, MR | | | 5 | | 5 | | ns |
| | | | | 5 | | 5 | | |

SGDS011 - MAY 1999



CD54HC4017 DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS

SGDS011 - MAY 1999

switching characteristics, C_L = 50 pF, T_A = 25°C (see Figures 1 and 2)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | Vcc | T _A = 25°C | | T _A = −55°C TO 125°C | | UNIT | |
|-----------------|-----------------|----------------|-------|-----------------------|-----|------------------------------------|-----|------|--|
| | (INPOT) | (001F01) | | MIN | MAX | MIN | MAX | | |
| | | | 2 V | 6 | | 4 | | | |
| fmax | | | 4.5 V | 20 | | 20 | | MHz | |
| | | | 6 V | 35 | | 23 | | | |
| | | | 2 V | | 230 | | 345 | | |
| t _{pd} | | Any output | 4.5 V | | 46 | | 69 | ns | |
| | СР | | 6 V | | 39 | | 59 | | |
| | OI | | 2 V | | 230 | | 345 | | |
| t _{pd} | | TC | 4.5 V | | 46 | | 69 | ns | |
| | | | 6 V | | 39 | | 59 | | |
| | CE | Any output | 2 V | | 250 | | 375 | ns | |
| t _{pd} | | | 4.5 V | | 50 | | 75 | | |
| | | | 6 V | | 43 | | 64 | | |
| | | TC | 2 V | | 250 | | 375 |] | |
| t _{pd} | | | 4.5 V | | 50 | | 75 | ns | |
| | | | 6 V | | 43 | | 64 | | |
| | | | 2 V | | 230 | | 345 | | |
| t _{pd} | | Any output | 4.5 V | | 46 | | 69 | ns | |
| | MR | | 6 V | | 39 | | 59 | | |
| | IVIIX | | 2 V | | 230 | | 345 | ns | |
| ^t pd | | TC | 4.5 V | | 46 | | 69 | | |
| | | | 6 V | | 39 | | 59 | | |

operating characteristics


| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance | No load | 39 | pF |




PARAMETER MEASUREMENT INFORMATION





| PARAI | METER | S1 | S2 |
|--------------------|-----------------------------------|--------|--------|
| | ^t PZH | Open | Closed |
| ^t en | tPZL | Closed | Open |
| | tPHZ | Open | Closed |
| ^t dis | tPLZ | Closed | Open |
| t _{pd} or | t _{pd} or t _t | | Open |





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Waveforms

www.ti.com 29-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|----------------|-----------------------|------|-------------------------------|----------------------------|--------------|----------------------------|
| | | | | | | (4) | (5) | | |
| 8601101EA | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8601101EA CD54HC4017F3A |
| CD54HC4017F3A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8601101EA CD54HC4017F3A |
| CD54HC4017F3A.A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8601101EA CD54HC4017F3A |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

OTHER QUALIFIED VERSIONS OF CD54HC4017:

● Catalog : CD74HC4017

• Automotive : CD74HC4017-Q1

● Enhanced Product : CD74HC4017-EP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated