

# Single, Dual, and Quad 40V Low Noise Precision Amplifiers

Check for Samples: LMP8671, LMP8672, LMP8674

## **FEATURES**

- **Output Short Circuit Protection**
- **PSRR and CMRR Exceed 110dB**
- Best in Class Linearity (135dB)

## **APPLICATIONS**

- Low Noise Industrial Applications Including Test, Measurement, and Ultrasound
- **Precision Active Filters**
- **PLL Filters**
- 4-20mA Current Loops
- **Motor Control**

#### KEY SPECIFICATIONS

- Input Offset Voltage 0.4mV
- TC V<sub>OS</sub> 2µV/°C (max)
- Power Supply Voltage Range ±2.5V to ±20V
- Voltage Noise Density 2.5nV/√Hz
- Slew Rate ±20V/µs
- **Gain Bandwidth Product 55MHz**
- Open Loop Gain 135dB
- **Input Bias Current 10nA**

## **Connection Diagrams**




Figure 1. See Package Number — D0008A

#### DESCRIPTION

The LMP8671/2/4 combines great precision, low noise and a large operating voltage range to provide a high SNR and a wide dynamic range. Its AC performance allows it to be used over a wide frequency without degradation. It is the ideal choice for applications requiring DC precision and low noise such as precision PLL filters, multi feedback and multi pole active filters, GPS receivers and precision control loop systems. The LMP8671/2/4 offers an extremely high open loop gain of 135dB, low voltage noise density (2.5nV/ $\sqrt{Hz}$ ), and a superb linearity of 0.000009%. These characteristics drastically reduce gain error which is a challenge in accurate systems requiring higher gains such as data acquisition systems.

To ensure that the most challenging loads are driven without compromise, the LMP8671/2/4 has a high slew rate of ±20V/µs and an output current capability of ±26mA.

The LMP8671/2 family of high-voltage amplifiers are available in SOIC-8, the LMP8674 in SOIC-14.




Figure 2. See Package Number — D0008A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.






Figure 3. See Package Number — D0014A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **Absolute Maximum Ratings**(1)(2)(3)

Power Supply Voltage (V <sub>S</sub> = V <sup>+</sup> - V <sup>-</sup> )		46V
Storage Temperature		−65°C to 150°C
Input Voltage		(V-) - 0.7V to (V+) + 0.7V
Output Short Circuit (4)		Continuous
Power Dissipation		Internally Limited
ESD Rating <sup>(5)</sup>		2000V
ESD Rating <sup>(6)</sup>	Pins 1, 4, 7 and 8	200V
	Pins 2, 3, 5 and 6	100V
Junction Temperature		150°C
Thermal Resistance	θ <sub>JA</sub> (SO)	145°C/W
For soldering specifications, http://www.ti.	com/lit/SNOA549	,

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> T<sub>A</sub>) / θ<sub>JA</sub> or the number given in *Absolute Maximum Ratings*, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.

# **Operating Ratings**

Temperature Range T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub>	-40°C ≤ T <sub>A</sub> ≤ 125°C
Supply Voltage Range LMP8671/2/4	±2.5V ≤ V <sub>S</sub> ≤ ±22V

Submit Documentation Feedback



# Electrical Characteristics for the LMP8671/2/4<sup>(1)</sup>

The following specifications apply for  $V_S = \pm 20V$ ,  $R_L = 2k\Omega$ ,  $R_{SOURCE} = 10\Omega$ ,  $f_{IN} = 1kHz$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	LMP86	Units	
Symbol	Parameter	Conditions	Typical <sup>(2)</sup>	Limit <sup>(3)</sup>	(Limits)
V <sub>OS</sub>	Offset Voltage		±100	±400 <b>±750</b>	μV (max)
ΔV <sub>OS</sub> /ΔTemp	Average Input Offset Voltage Drift vs Temperature	-40°C ≤ T <sub>A</sub> ≤ 125°C	0.1	2	μV/°C (max)
		V <sub>CM</sub> = 0V			
I <sub>B</sub>	Input Bias Current	LMP8671/4	10	±75 <b>±95</b>	nA (max)
	input bias current	$V_{CM} = 0V$			
		LMP8672	50	±200 <b>±250</b>	nA (max)
		V <sub>CM</sub> = 0V			
la a	Input Offset Current	LMP8671/4	11	±50 <b>±95</b>	nA (max)
los	input Onset Current	$V_{CM} = 0V$			
		LMP8672	25	±100 <b>±125</b>	nA (max)
ΔI <sub>OS</sub> /ΔTemp	Input Bias Current Drift vs Temperature	-40°C ≤ T <sub>A</sub> ≤ 125°C	0.2		nA/°C
V <sub>IN-CM</sub>	Common-Mode Input Voltage Range		+17.1 -16.9		V (min) V (min)
Z <sub>IN</sub>	Differential Input Impedance		30		kΩ
ZIN .	Common Mode Input Impedance	-10V <vcm<10v< td=""><td>1000</td><td></td><td>ΜΩ</td></vcm<10v<>	1000		ΜΩ
•	Equivalent Input Noise Voltage	20Hz to 20kHz	0.34	0.65	μV <sub>RMS</sub> (max)
e <sub>n</sub>	Equivalent Input Noise Density	f = 1kHz	2.5	4.7	nV <b>/</b> √Hz (max)
i <sub>n</sub>	Current Noise Density	f = 1kHz f = 10Hz	1.6 3.1		pA <b>/</b> √Hz
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $V_{OUT} = 3V_{rms}$ , $R_L = 600\Omega$	0.00003	0.00009	% (max)
t <sub>S</sub>	Settling time	$A_V = -1$ , 10V step, $C_L = 100$ pF 0.1% error range	1.2		μs
GBWP	Gain Bandwidth Product		55	45	MHz (min)
SR	Slew Rate		±20	±15	V/µs (min)
PSRR	Average Input Offset Voltage Shift vs Power Supply Voltage	See <sup>(4)</sup>	125	110 <b>100</b>	dB (min)
CMRR	Common-Mode Rejection	-15V≤Vcm≤15V	115	105 <b>100</b>	dB (min)
A <sub>VOL</sub>	Open Loop Voltage Gain	$-15V \le Vout \le 15V$ R <sub>L</sub> = $2k\Omega$	135	125	dB (min)
V <sub>OUTMAX</sub>	Maximum Output Voltage Swing	$R_L = 2k\Omega$	±19.0	±18.8 ±18.6	V (min)
I <sub>OUT-CC</sub>	Instantaneous Short Circuit Current		+53 -42		mA

<sup>(1) &</sup>quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

<sup>(2)</sup> Typical values represent most likely parametric norms at T<sub>A</sub> = +25°C, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.

<sup>(3)</sup> Datasheet min/max specification limits are ensured by test or statistical analysis.

<sup>(4)</sup> PSRR is measured as follows: For  $V_S$ ,  $V_{OS}$  is measured at two supply voltages,  $\pm 5V$  and  $\pm 20V$ , PSRR =  $|20\log(\Delta V_{OS}/\Delta V_S)|$ .



# Electrical Characteristics for the LMP8671/2/4<sup>(1)</sup> (continued)

The following specifications apply for  $V_S = \pm 20V$ ,  $R_L = 2k\Omega$ ,  $R_{SOURCE} = 10\Omega$ ,  $f_{IN} = 1kHz$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified. **Boldface** limits apply at the temperature extremes.

Cumbal	Parameter	Conditions	LMP86	LMP8671/2/4			
Symbol	Parameter	Conditions	Typical <sup>(2)</sup>	Limit <sup>(3)</sup>	(Limits)		
R <sub>OUT</sub>	Output Impedance	f <sub>IN</sub> = 10kHz Closed-Loop Open-Loop	0.01 13		Ω		
I <sub>OUT</sub>	Output Current	$R_L = 2k\Omega$	9.5	9.3	mA (min)		
		I <sub>OUT</sub> = 0mA					
I <sub>S</sub>	Total Quiescent Current	LMP8671	5	6 <b>8</b>	mA (max)		
0		LMP8672	12.5	16	mA (max)		
		LMP8674	20	22	mA (max)		



#### **Typical Performance Characteristics**




Figure 4.





Figure 6.






Figure 5.




Figure 7.




Figure 9.



# **Typical Performance Characteristics (continued)**




Figure 10.




Figure 12.




Figure 14.




Figure 11.




Figure 13.




Figure 15.



## Typical Performance Characteristics (continued)




Figure 16.




Figure 18.




Figure 20.




Figure 17.




Figure 19.






Figure 21.




# Typical Performance Characteristics (continued) Current Noise Density vs Frequency






Vos (uV) Figure 23.

OA, 30 0 20 Ø Ø B 0 20 60





NSTRUMENTS



# **REVISION HISTORY**

Changes from Revision A (March 2013) to Revision B						
•	Changed layout of National Data Sheet to TI format	8				

Submit Documentation Feedback

(

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMP8672MA/NOPB	Active	Production	SOIC (D)   8	95   TUBE	95   TUBE Yes SN Level-1-260C-UNLIM -40 to 125		-40 to 125	LMP86 72MA	
LMP8672MA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA
LMP8672MA/NOPB.B	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA
LMP8672MAX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA
LMP8672MAX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA
LMP8672MAX/NOPB.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP8672MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 23-May-2025



## \*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	LMP8672MAX/NOPB	SOIC	D	8	2500	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMP8672MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMP8672MA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
LMP8672MA/NOPB.B	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated