

- Meets EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT V.11
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . . ±200 mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Common-Mode Input Voltage Range of –7 V to 12 V

description

The SN55LBC175 is a monolithic quadruple differential line receiver with 3-state outputs and is designed to meet the requirements of the EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT V.11. This device is optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The receivers are enabled in pairs with an active-high enable input. Each differential receiver input features high impedance, hysteresis for increased noise immunity, and sensitivity of ±200 mV over a common-mode input voltage range of 12 V to -7 V. Fail-safe design ensures that if the inputs are open-circuited, the outputs are always high. This device is designed using the Texas Instruments proprietary LinBiCMOS™ technology allowing low power consumption, high switching speeds, and robustness.



FK PACKAGE



NC - No internal connection

This device offers optimum performance when used with the SN55LBC174 quadruple line driver. The SN55LBC175 is available in the 16-pin CDIP (J) package, a 16-pin CPAK (W) package, or a 20-pin LCCC (FK) package.

The SN55LBC175 is characterized over the military temperature range of -55°C to 125°C.

FUNCTION TABLE (each receiver)

DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y
V _{ID} ≥ 0.2 V	Н	Н
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	Н	?
V _{ID} ≤ -0.2 V	Н	L
X	L	Z
Open circuit	Н	Н

H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.




logic symbol†


1,2EN ΕN _ D 3 1A 1Y 1B 6 2A 2Y 2B 3,4EN ΕN 10 ⅎ 11 3A 3Y 9 3B 14 4A 13 15 4B

Pin numbers shown are for the J or W package.

logic diagram (positive logic)



schematics of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN55LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVER

SGLS083A - MARCH 1995 - REVISED JUNE 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	
Input voltage, A or B inputs, V ₁	±25 V
Differential input voltage, V _{ID} (see Note 2)	±25 V
Data and control voltage range	0.3 V to 7 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–55°C to 125°C
Storage temperature range, T _{stg}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 125°C POWER RATING		
FK	1375 mW	11.0 mW/°C	275 mW		
J	1375 mW	11.0 mW/°C	275 mW		
W	1000 mW	8.0 mW/°C	200 mW		

recommended operating conditions

				MAX	UNIT
Supply voltage, V _{CC}	4.75 5 5.25		V		
Common-mode input voltage, V _{IC}		-7		12	V
Differential input voltage, V _{ID}				±6	V
High-level input voltage, V _{IH}	EN inputs				V
Low-level input voltage, V _{IL}				0.8	V
High-level output current, IOH				-8	mA
Low-level output current, I _{OL}				16	mA
Operating free-air temperature, TA		-55		125	°C



^{2.} Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

SGLS083A - MARCH 1995 - REVISED JUNE 2000

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
V _{IT+}	V _{IT+} Positive-going input threshold voltage		$I_O = -8 \text{ mA}$					0.2	V
V_{IT-}	Negative-going input thresh	old voltage	$I_O = 8 \text{ mA}$			-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} -	V _{IT} _)					45		mV
VIK	Enable input clamp voltage		$I_{I} = -18 \text{ mA}$				-0.9	-1.5	V
Vон	High-level output voltage		V _{ID} = 200 mV,	I _{OH} = -8 m/	4	3.5	4.5		V
\/a.	V _{OL} Low-level output voltage		$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA}$			0.3	0.5	V
VOL			$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA},$	T _A = 125°C			0.7	V
loz	High-impedance-state output	ut current	VO = 0 V to VCC					±20	μΑ
			V _{IH} = 12 V,	$V_{CC} = 5 V$,	Other inputs at 0 V		0.7	1	
l	Bus input current	A or B inputs	V _{IH} = 12 V,	$V_{CC} = 0 V$,	Other inputs at 0 V		0.8	1	mA
''	Bus input current		$V_{IH} = -7 V$,	$V_{CC} = 5 V$,	Other inputs at 0 V		-0.5	-0.8	IIIA
			$V_{IH} = -7 V$,	$V_{CC} = 0 V$,	Other inputs at 0 V		-0.4	-0.8	
lн	High-level enable input curr	ent	V _{IH} = 5 V					±20	μΑ
I _{IL}	I _{IL} Low-level enable input current		V _{IL} = 0 V					-20	μΑ
los	Short-circuit output current		V _O = 0				-80	-120	mA
loo	Supply current	_	Outputs enabled,	$I_{O} = 0$,	V _{ID} = 5 V		11	20	mA
L'CC	ICC Supply current		Outputs disabled				0.9	1.4	IIIA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

switching characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
t	Propagation delay time, high- to low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	25°C	11	22	30	ns
tPHL	Propagation delay time, high- to low-level output	See Figure 1	−55°C to 125°C			35	115
	Propagation delay time, low- to high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	25°C	11	22	30	ns
^t PLH	Propagation delay time, low- to high-level output	See Figure 1	−55°C to 125°C			35	115
+	Output enable time to high level	See Figure 2	25°C		17	40	ns
^t PZH	Output enable time to high level	See Figure 2	−55°C to 125°C			45	115
+	Output anable time to low level	See Figure 3	25°C		18	30	
1PZL	tpZL Output enable time to low level		-55°C to 125°C			35	ns
4	Output disable time from high level	Coo Figure 0	25°C		30	40	
tPHZ	Output disable time from high level	See Figure 2	-55°C to 125°C			55	ns
	Output disable time from law level	See Figure 3	25°C		23	30	no
^t PLZ	Output disable time from low level	See Figure 3	−55°C to 125°C			45	ns
	Dulge elsew (http://doi.org/10.1011)	0	25°C		4	6	
tsk(p)	Pulse skew (tpHL - tpLH)	See Figure 1	-55°C to 125°C			7	ns
4.	Transition time	25°C		3	10	no	
tt	rransiuon ume	See Figure 1	−55°C to 125°C			16	ns

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle \leq 50%, $t_{\text{f}} \leq$ 6 ns, $t_{\text{f}} \leq$ 7 ns, $t_{\text{f}} \leq$ 8 ns, $t_{\text{f}} \leq$ 9 ns, t
 - B. C_I includes probe and jig capacitance.


Figure 1. tpLH and tpHL Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle \leq 50%, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_$
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.

Figure 2. t_{PHZ} and t_{PZH} Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION





TEST CIRCUIT

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle \leq 50%, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{O} =$ 50 Ω .
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.


Figure 3. tpzL and tpLZ Test Circuit and Voltage Waveforms


TYPICAL CHARACTERISTICS








TYPICAL CHARACTERISTICS











www.ti.com

29-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9076603Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9076603Q2A SNJ55 LBC175FK
5962-9076603QEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9076603QE A SNJ55LBC175J
5962-9076603QFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9076603QF A SNJ55LBC175W
SN55LBC175J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN55LBC175J
SN55LBC175J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN55LBC175J
SNJ55LBC175FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9076603Q2A SNJ55 LBC175FK
SNJ55LBC175FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9076603Q2A SNJ55 LBC175FK
SNJ55LBC175J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9076603QE A SNJ55LBC175J
SNJ55LBC175J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9076603QE A SNJ55LBC175J
SNJ55LBC175W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9076603QF A SNJ55LBC175W
SNJ55LBC175W.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9076603QF A SNJ55LBC175W

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55LBC175:

Catalog: SN75LBC175

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9076603Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9076603QFA	W	CFP	16	25	506.98	26.16	6220	NA
SNJ55LBC175FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ55LBC175FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ55LBC175W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ55LBC175W.A	W	CFP	16	25	506.98	26.16	6220	NA

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated