




FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t_{pd} of 2 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.



The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T _A	PACKAGI	(1)(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUC16244DGGR	AUC16244
-40C to 85C	TVSOP – DGV	Tape and reel	SN74AUC16244DGVR	MH244
	VFBGA – GQL	Tape and reel	SN74AUC16244GQLR	MH244

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



GQL PACKAGE (TOP VIEW)

		1		3	4	Э	ь	_
Α	$^{\prime}$	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Е		\bigcirc	\bigcirc			\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc			\bigcirc	\bigcirc	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
K		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	•							_

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1 OE	NC	NC NC		NC	2 OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V_{CC}	1A3	1A4
D	2Y2	2Y1	GND GND		2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V _{CC}	V _{CC} V _{CC}		4A1
J	4Y3	4Y4	GND	GND GND		4A3
K	4OE	NC	NC	NC	NC	3 OE


(1) NC - No internal connection

FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	UTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DGV packages.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	3.6	V
VI	Input voltage range (2)		-0.5	3.6	V
Vo	Voltage range applied to any output in the h	nigh-impedance or power-off state (2)	-0.5	3.6	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			20	mA
	Continuous current through V _{CC} or GND			100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance (3)	DGV package		58	C/W
		GQL package		42	
T _{stg}	Storage temperature range		-65	150	С

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCES399E-JULY 2002-REVISED FEBRUARY 2008



RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	V _{CC}		
V_{IH}	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	0.65 1V _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		0.35 טV _{CC}	V
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current t/Δν Input transition rise or fall rate	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
I_{OH}	High-level output current $V_{CC} = 1.4 \text{ V}$			- 5	mA
		V _{CC} = 1.65 V		-8	
		$V_{CC} = 0.8 \text{ V}$ $V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ 0 0 $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 1.1 \text{ V}$ $V_{CC} = 1.4 \text{ V}$	-9		
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
I_{OL}	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
	Input voltage Output voltage DH High-level output current Low-level output current t/Δν Input transition rise or fall rate	V _{CC} = 2.3 V		9	
Δt/Δν	Input transition rise or fall rate			20	ns/V
T _A	Operating free-air temperature		-40	85	С

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.





ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
		$I_{OH} = -100 \mu A$		0.8 V to 2.7 V	V _{CC} - 0.1			
		$I_{OH} = -0.7 \text{ mA}$		0.8 V		0.55		
V_{OH}		$I_{OH} = -3 \text{ mA}$		1.1 V	0.8			V
VOH	$I_{OH} = -5 \text{ mA}$		1.4 V	1			V	
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2					
		$I_{OH} = -9 \text{ mA}$		2.3 V	1.8			
		$I_{OL} = 100 \mu\text{A}$		0.8 V to 2.7 V			0.2	
		$I_{OL} = 0.7 \text{ mA}$		0.8 V		0.25		
V	V _{OL}	I _{OL} = 3 mA		1.1 V			0.3	V
VOL		I _{OL} = 5 mA		1.4 V			0.4	V
		I _{OL} = 8 mA		1.65 V			0.45	
		I _{OL} = 9 mA		2.3 V			0.6	
I	A or OE inputs	$V_I = V_{CC}$ or GND		0 to 2.7 V			5	μΑ
I _{off}		V_I or $V_O = 2.7 \text{ V}$		0			10	μΑ
I_{OZ}		$V_O = V_{CC}$ or GND		2.7 V			10	μΑ
I _{CC}		$V_I = V_{CC}$ or GND,	$I_O = 0$	0.8 V to 2.7 V		·	20	μΑ
C _i		V _I = V _{CC} or GND		2.5 V		3.5	4.5	pF
Co		V _O = V _{CC} or GND		2.5 V		6	7.5	рF

⁽¹⁾ All typical values are at $T_A = 25C$.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = 0.1	1.2 V V	V _{CC} = 0.1			_C = 1.8 0.15 V	V	V _{CC} = 0.2		UNIT
(INP	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t _{pd}	Α	Υ	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns
t _{en}	ŌĒ	Υ	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns
t _{dis}	ŌĒ	Y	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns

OPERATING CHARACTERISTICS


 $T_A = 25C$

	PARAMETE	iR .	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
	Power	Outputs enabled	f 40 MH-	21	22	23	25	30	<u>.</u>
C _{pd} dissipation capacitance	Outputs disabled	f = 10 MHz	1	1	1	1	1	pF	

Submit Documentation Feedback




PARAMETER MEASUREMENT INFORMATION



TEST	S 1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

V _{CC}	CL	R _L	${f V}_{\Delta}$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74AUC16244DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16244
SN74AUC16244DGGR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16244
SN74AUC16244DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH244
SN74AUC16244DGVR.B	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH244

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AUC16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUC16244DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated